<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>T-Series中的主题 Re: T4080 DDR Memory Configuration</title>
    <link>https://community.nxp.com/t5/T-Series/T4080-DDR-Memory-Configuration/m-p/598287#M1342</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes, it does.&lt;/P&gt;&lt;P&gt;I would note that the problem of "mixing different memory types" is around memory interleaving. If you are not going to use interleaving between memory controllers, then you can mix different memory types between controllers, for example to use UDIMMs on one memory controller, and RDIMMs on the other one. If interleaving is required, then configurations of the memory controllers should be identical.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Bulat&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 11 Apr 2017 09:58:27 GMT</pubDate>
    <dc:creator>Bulat</dc:creator>
    <dc:date>2017-04-11T09:58:27Z</dc:date>
    <item>
      <title>T4080 DDR Memory Configuration</title>
      <link>https://community.nxp.com/t5/T-Series/T4080-DDR-Memory-Configuration/m-p/598286#M1341</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The reference manual states that &amp;nbsp;"mixing different memory types or unbuffered and registered&lt;BR /&gt;DIMMs in the same system is not supported". Does this include using a single-rank and dual-rank module (each one controlled by a different memory controller on the same processor)?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 10 Apr 2017 13:49:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T4080-DDR-Memory-Configuration/m-p/598286#M1341</guid>
      <dc:creator>johnmion</dc:creator>
      <dc:date>2017-04-10T13:49:20Z</dc:date>
    </item>
    <item>
      <title>Re: T4080 DDR Memory Configuration</title>
      <link>https://community.nxp.com/t5/T-Series/T4080-DDR-Memory-Configuration/m-p/598287#M1342</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes, it does.&lt;/P&gt;&lt;P&gt;I would note that the problem of "mixing different memory types" is around memory interleaving. If you are not going to use interleaving between memory controllers, then you can mix different memory types between controllers, for example to use UDIMMs on one memory controller, and RDIMMs on the other one. If interleaving is required, then configurations of the memory controllers should be identical.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Bulat&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 11 Apr 2017 09:58:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T4080-DDR-Memory-Configuration/m-p/598287#M1342</guid>
      <dc:creator>Bulat</dc:creator>
      <dc:date>2017-04-11T09:58:27Z</dc:date>
    </item>
  </channel>
</rss>

