<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Using a MMA8451 FIFO Interrupt in Sensors</title>
    <link>https://community.nxp.com/t5/Sensors/Using-a-MMA8451-FIFO-Interrupt/m-p/639635#M3992</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am using the 8451 in the following configuration.&lt;/P&gt;&lt;P&gt;- ODR 800 Hz 4G scale&lt;/P&gt;&lt;P&gt;- I2C at 400kHz rate&lt;/P&gt;&lt;P&gt;- Sleep modes disabled. always in active mode&lt;/P&gt;&lt;P&gt;-FIFO in Circular Buffer mode.&lt;/P&gt;&lt;P&gt;-The only interrupt configured is "FIFO full" vectored to the Int1 pin. That is No watermarks or pulse/landscape/freefall detection enabled.&lt;/P&gt;&lt;P&gt;- On the interrupt I flush the FIFO 14 bit data...192 bytes.&lt;/P&gt;&lt;P&gt;- For speed of operation and hence current consumption I do not read either:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;(a)The status register at 0x00. as I can guarantee I will service the interrupt and read out some data before the next sample is done 1.25mS later.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;(b) The Interrupt source register at 0x0C as I only have one interrupt source.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This appears to works OK.&lt;/P&gt;&lt;P&gt;The interrupt on INT1 pin goes high approximately half way through the 5.2mS FIFO flush&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However it is not clear from the datasheet that for correct operation you must &amp;nbsp;read the interrupt source register to clear it.&lt;/P&gt;&lt;P&gt;Question: Must I clear the interrupt source register by reading it for correct operation&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;regards John Campbell&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 03 Feb 2026 22:17:06 GMT</pubDate>
    <dc:creator>johncampbell</dc:creator>
    <dc:date>2026-02-03T22:17:06Z</dc:date>
    <item>
      <title>Using a MMA8451 FIFO Interrupt</title>
      <link>https://community.nxp.com/t5/Sensors/Using-a-MMA8451-FIFO-Interrupt/m-p/639635#M3992</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am using the 8451 in the following configuration.&lt;/P&gt;&lt;P&gt;- ODR 800 Hz 4G scale&lt;/P&gt;&lt;P&gt;- I2C at 400kHz rate&lt;/P&gt;&lt;P&gt;- Sleep modes disabled. always in active mode&lt;/P&gt;&lt;P&gt;-FIFO in Circular Buffer mode.&lt;/P&gt;&lt;P&gt;-The only interrupt configured is "FIFO full" vectored to the Int1 pin. That is No watermarks or pulse/landscape/freefall detection enabled.&lt;/P&gt;&lt;P&gt;- On the interrupt I flush the FIFO 14 bit data...192 bytes.&lt;/P&gt;&lt;P&gt;- For speed of operation and hence current consumption I do not read either:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;(a)The status register at 0x00. as I can guarantee I will service the interrupt and read out some data before the next sample is done 1.25mS later.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;(b) The Interrupt source register at 0x0C as I only have one interrupt source.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This appears to works OK.&lt;/P&gt;&lt;P&gt;The interrupt on INT1 pin goes high approximately half way through the 5.2mS FIFO flush&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However it is not clear from the datasheet that for correct operation you must &amp;nbsp;read the interrupt source register to clear it.&lt;/P&gt;&lt;P&gt;Question: Must I clear the interrupt source register by reading it for correct operation&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;regards John Campbell&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 03 Feb 2026 22:17:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Sensors/Using-a-MMA8451-FIFO-Interrupt/m-p/639635#M3992</guid>
      <dc:creator>johncampbell</dc:creator>
      <dc:date>2026-02-03T22:17:06Z</dc:date>
    </item>
    <item>
      <title>Re: Using a MMA8451 FIFO Interrupt</title>
      <link>https://community.nxp.com/t5/Sensors/Using-a-MMA8451-FIFO-Interrupt/m-p/639636#M3993</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi John,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Yes, there is no need to read the INT_SOURCE register (0x0C), the SRC_FIFO bit is cleared and consequently the INT1 pin deasserted by reading all the X, Y, Z output data registers (0x01 – 0x06).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Tomas&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 17 Feb 2017 12:30:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Sensors/Using-a-MMA8451-FIFO-Interrupt/m-p/639636#M3993</guid>
      <dc:creator>TomasVaverka</dc:creator>
      <dc:date>2017-02-17T12:30:35Z</dc:date>
    </item>
    <item>
      <title>Re: Using a MMA8451 FIFO Interrupt</title>
      <link>https://community.nxp.com/t5/Sensors/Using-a-MMA8451-FIFO-Interrupt/m-p/639637#M3994</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Tomas,&lt;/P&gt;&lt;P&gt;Thanks very much for your prompt response to this and my other question.&lt;/P&gt;&lt;P&gt;This is a relief as I release my software on Wednesday for a major production run for an automotive client.&lt;/P&gt;&lt;P&gt;Best regards and thanks again&lt;/P&gt;&lt;P&gt;Johnc&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 19 Feb 2017 20:55:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Sensors/Using-a-MMA8451-FIFO-Interrupt/m-p/639637#M3994</guid>
      <dc:creator>johncampbell</dc:creator>
      <dc:date>2017-02-19T20:55:59Z</dc:date>
    </item>
  </channel>
</rss>

