<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: S32K144 CSEc Engine usage in S32 SDK</title>
    <link>https://community.nxp.com/t5/S32-SDK/S32K144-CSEc-Engine-usage/m-p/1541535#M2749</link>
    <description>&lt;P&gt;Hello&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; I met&amp;nbsp; the same issue as the customer did. And of course we know it should run in RAM.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; But when using IAR for the example, and if using the Ram icf ,it could be ok&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; And when using the flash icf for download, actually it will happen same issue as the customer did.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; I tried set __ramfunc for the&amp;nbsp;initFlashForCsecOperation, but it doesn't work.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; Did you try using the flash icf file for the example?&lt;/P&gt;</description>
    <pubDate>Fri, 21 Oct 2022 02:44:55 GMT</pubDate>
    <dc:creator>luyu</dc:creator>
    <dc:date>2022-10-21T02:44:55Z</dc:date>
    <item>
      <title>S32K144 CSEc Engine usage</title>
      <link>https://community.nxp.com/t5/S32-SDK/S32K144-CSEc-Engine-usage/m-p/972985#M1261</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi All,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We are trying to use CSEc engine for AES 128 encoding. In the example code, board is resetting after calling this function.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;/* Initialize Flash for CSEc operation */&lt;BR /&gt; initFlashForCsecOperation();&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We just wanted to do AES 128 bit encoding.&lt;/P&gt;&lt;P&gt;Please let us know how it can be done.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Harish G&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 09 Aug 2019 09:03:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32-SDK/S32K144-CSEc-Engine-usage/m-p/972985#M1261</guid>
      <dc:creator>harish_g2</dc:creator>
      <dc:date>2019-08-09T09:03:44Z</dc:date>
    </item>
    <item>
      <title>Re: S32K144 CSEc Engine usage</title>
      <link>https://community.nxp.com/t5/S32-SDK/S32K144-CSEc-Engine-usage/m-p/972986#M1262</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Harish G&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please remember that Flash partitioning for CSEc operation must only be run with RAM configuration. The first time when running the example on the board (or after a key erases) should be run from&lt;STRONG&gt; RAM,&lt;/STRONG&gt; in order to enable CSEc operation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I recommend you check the application note AN5401:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/webapp/Download?colCode=AN5401" title="https://www.nxp.com/webapp/Download?colCode=AN5401"&gt;https://www.nxp.com/webapp/Download?colCode=AN5401&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope this helps&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 12 Aug 2019 23:24:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32-SDK/S32K144-CSEc-Engine-usage/m-p/972986#M1262</guid>
      <dc:creator>jorge_a_vazquez</dc:creator>
      <dc:date>2019-08-12T23:24:47Z</dc:date>
    </item>
    <item>
      <title>Re: S32K144 CSEc Engine usage</title>
      <link>https://community.nxp.com/t5/S32-SDK/S32K144-CSEc-Engine-usage/m-p/1541535#M2749</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; I met&amp;nbsp; the same issue as the customer did. And of course we know it should run in RAM.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; But when using IAR for the example, and if using the Ram icf ,it could be ok&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; And when using the flash icf for download, actually it will happen same issue as the customer did.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; I tried set __ramfunc for the&amp;nbsp;initFlashForCsecOperation, but it doesn't work.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; Did you try using the flash icf file for the example?&lt;/P&gt;</description>
      <pubDate>Fri, 21 Oct 2022 02:44:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32-SDK/S32K144-CSEc-Engine-usage/m-p/1541535#M2749</guid>
      <dc:creator>luyu</dc:creator>
      <dc:date>2022-10-21T02:44:55Z</dc:date>
    </item>
  </channel>
</rss>

