<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32 SDKのトピックRe: MPC5777C External RAM read/write speed</title>
    <link>https://community.nxp.com/t5/S32-SDK/MPC5777C-External-RAM-read-write-speed/m-p/1152010#M1895</link>
    <description>&lt;P&gt;If cache access is configured as write-through (it is being chosen firstly in the MMU TLB and secondly in the cache configuration itself) then write goes directly to the target memory. By default and typically write-through mode is used because it removes potential coherency issues.&lt;/P&gt;
&lt;P&gt;If you want basically test only cache write access time, choose copy-back mode.&lt;/P&gt;</description>
    <pubDate>Fri, 11 Sep 2020 07:53:55 GMT</pubDate>
    <dc:creator>davidtosenovjan</dc:creator>
    <dc:date>2020-09-11T07:53:55Z</dc:date>
    <item>
      <title>MPC5777C External RAM read/write speed</title>
      <link>https://community.nxp.com/t5/S32-SDK/MPC5777C-External-RAM-read-write-speed/m-p/1149921#M1868</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Hello&lt;/SPAN&gt;，&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I have two question about MPC5777C platform.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Q1&lt;/SPAN&gt;：&lt;SPAN&gt;How to&amp;nbsp;improve external SRAM read/write speed&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;We extended a piece of SRAM(CY7C1480BV33-167AXI) into our design. The r/w speed is not fast as expected. Did i miss some configurations?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Time cost :1320us, 10KB data copy (byte rw).from external sRAM to external sRAM&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;The project configuration shows blow.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;(1) Enable MMU, Enable DCache and ICache&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;(2) EBI:66Mhz CLK\32bit mode&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="1620773328_0-1599530396547.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/124549i2FDA1A3AA57ACDA1/image-size/medium?v=v2&amp;amp;px=400" role="button" title="1620773328_0-1599530396547.png" alt="1620773328_0-1599530396547.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;(2) MMU:Enable Cache for external RAM and internal RAM&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="微信截图_20200906115342.png" style="width: 616px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/124551i5F66DEC6186D2908/image-size/large?v=v2&amp;amp;px=999" role="button" title="微信截图_20200906115342.png" alt="微信截图_20200906115342.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Q2: Is there any example test to determine if the CPU running at highest speed?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;We want to know CPU&amp;nbsp;capacity.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;Regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Jinus&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 08 Sep 2020 02:04:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32-SDK/MPC5777C-External-RAM-read-write-speed/m-p/1149921#M1868</guid>
      <dc:creator>1620773328</dc:creator>
      <dc:date>2020-09-08T02:04:57Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5777C External RAM read/write speed</title>
      <link>https://community.nxp.com/t5/S32-SDK/MPC5777C-External-RAM-read-write-speed/m-p/1150362#M1872</link>
      <description>&lt;P&gt;Hi, The configuration seems to be correct. You should test performance ideally with 64-bit aligned burst accesses.&lt;/P&gt;
&lt;P&gt;You can measure CLKOUT frequency by scope as easiest scope.&lt;/P&gt;
&lt;P&gt;Otherwise I can offer clock configurator:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/MPC5xxx-Knowledge-Base/Excel-MPC5777C-clock-configurator/ta-p/1112260" target="_blank"&gt;https://community.nxp.com/t5/MPC5xxx-Knowledge-Base/Excel-MPC5777C-clock-configurator/ta-p/1112260&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 08 Sep 2020 12:19:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32-SDK/MPC5777C-External-RAM-read-write-speed/m-p/1150362#M1872</guid>
      <dc:creator>davidtosenovjan</dc:creator>
      <dc:date>2020-09-08T12:19:15Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5777C External RAM read/write speed</title>
      <link>https://community.nxp.com/t5/S32-SDK/MPC5777C-External-RAM-read-write-speed/m-p/1151882#M1892</link>
      <description>&lt;P&gt;Hi，&lt;/P&gt;&lt;P&gt;Thanks very much!&lt;/P&gt;&lt;P&gt;Yes, the CLKOUT configuration was incorrect. The rw speed has great improved after set sram clock to 66Mhz.&lt;/P&gt;&lt;P&gt;I have a new question about cache. Whether writing external or internal RAM, The writing costs should be identical if cache was enabled and has enough memory to hold the data. My test result shows blow.&lt;/P&gt;&lt;P&gt;Why these two platforms behave differently?&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="微信截图_20200911103131.png" style="width: 654px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/124897iB40C84DD9ACB503D/image-dimensions/654x300?v=v2" width="654" height="300" role="button" title="微信截图_20200911103131.png" alt="微信截图_20200911103131.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;DIV class="mceNonEditable lia-copypaste-placeholder"&gt;&amp;nbsp;&lt;/DIV&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Jinus&lt;/P&gt;</description>
      <pubDate>Fri, 11 Sep 2020 02:37:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32-SDK/MPC5777C-External-RAM-read-write-speed/m-p/1151882#M1892</guid>
      <dc:creator>1620773328</dc:creator>
      <dc:date>2020-09-11T02:37:25Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5777C External RAM read/write speed</title>
      <link>https://community.nxp.com/t5/S32-SDK/MPC5777C-External-RAM-read-write-speed/m-p/1152010#M1895</link>
      <description>&lt;P&gt;If cache access is configured as write-through (it is being chosen firstly in the MMU TLB and secondly in the cache configuration itself) then write goes directly to the target memory. By default and typically write-through mode is used because it removes potential coherency issues.&lt;/P&gt;
&lt;P&gt;If you want basically test only cache write access time, choose copy-back mode.&lt;/P&gt;</description>
      <pubDate>Fri, 11 Sep 2020 07:53:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32-SDK/MPC5777C-External-RAM-read-write-speed/m-p/1152010#M1895</guid>
      <dc:creator>davidtosenovjan</dc:creator>
      <dc:date>2020-09-11T07:53:55Z</dc:date>
    </item>
  </channel>
</rss>

