<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic How to configure sampling point in CAN FD in S32 Design Studio</title>
    <link>https://community.nxp.com/t5/S32-Design-Studio/How-to-configure-sampling-point-in-CAN-FD/m-p/599467#M593</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have to configure sampling point in CAN FD as below.&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;STRONG&gt;■ sampling point&lt;/STRONG&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;STRONG&gt;&amp;nbsp;&amp;nbsp; - Arbitration phase : 500K bit rate, 80% sampling point&lt;/STRONG&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;STRONG&gt;&amp;nbsp;&amp;nbsp; -&amp;nbsp;Data phase : 2M bit rate, 75% sampling point&lt;/STRONG&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;STRONG&gt;■ condition&lt;/STRONG&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;STRONG&gt;&amp;nbsp;&amp;nbsp; - CAN clock must be minimum 40MHz or more&lt;/STRONG&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;STRONG&gt;■ MCU : S32K144(64pin)&lt;/STRONG&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;But I could not configure sampling point as above.&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;I selected FIRC as CAN clock.&amp;nbsp;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&amp;nbsp;* the&amp;nbsp;clock is&amp;nbsp;selectable among 48, 52, 56, 60MHz&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&amp;nbsp;* I could not use System OSC Clock because System OSC Range Select is up to 32MHz possible.&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&amp;nbsp;&amp;nbsp; CAN clock must be 40MHz or more. Refer to below picture.&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="11.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/17417i310411A39A4B33FF/image-size/large?v=v2&amp;amp;px=999" role="button" title="11.jpg" alt="11.jpg" /&gt;&lt;/span&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;I configured these values automatically and manually on S32DS but&amp;nbsp;I could not match these&amp;nbsp;four values as above.&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;Is it possible to configure these values as above?&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;How&amp;nbsp;should I configure?&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;some body help me please.&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;■ PE clock : 60MHz&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="60_A 500 80 D 2000 76.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/17455iE4F2270C07D6343D/image-size/large?v=v2&amp;amp;px=999" role="button" title="60_A 500 80 D 2000 76.jpg" alt="60_A 500 80 D 2000 76.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;■ PE clock : 56MHz&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="56_A 500 81 D 2000 75.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/17557i093CA8ED0B2D966C/image-size/large?v=v2&amp;amp;px=999" role="button" title="56_A 500 81 D 2000 75.jpg" alt="56_A 500 81 D 2000 75.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;■ PE clock : 52MHz&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="52_A 500 76 D 2000 76.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/17598i66EA21E511BA9CD8/image-size/large?v=v2&amp;amp;px=999" role="button" title="52_A 500 76 D 2000 76.jpg" alt="52_A 500 76 D 2000 76.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;■ PE clock : 48MHz&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="48_A 500 81 D 2000 75_48m.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/17639iA2BAEA9CCEE95352/image-size/large?v=v2&amp;amp;px=999" role="button" title="48_A 500 81 D 2000 75_48m.jpg" alt="48_A 500 81 D 2000 75_48m.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;Kim.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 20 Mar 2017 08:56:37 GMT</pubDate>
    <dc:creator>kimjunghyun</dc:creator>
    <dc:date>2017-03-20T08:56:37Z</dc:date>
    <item>
      <title>How to configure sampling point in CAN FD</title>
      <link>https://community.nxp.com/t5/S32-Design-Studio/How-to-configure-sampling-point-in-CAN-FD/m-p/599467#M593</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have to configure sampling point in CAN FD as below.&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;STRONG&gt;■ sampling point&lt;/STRONG&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;STRONG&gt;&amp;nbsp;&amp;nbsp; - Arbitration phase : 500K bit rate, 80% sampling point&lt;/STRONG&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;STRONG&gt;&amp;nbsp;&amp;nbsp; -&amp;nbsp;Data phase : 2M bit rate, 75% sampling point&lt;/STRONG&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;STRONG&gt;■ condition&lt;/STRONG&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;STRONG&gt;&amp;nbsp;&amp;nbsp; - CAN clock must be minimum 40MHz or more&lt;/STRONG&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;STRONG&gt;■ MCU : S32K144(64pin)&lt;/STRONG&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;But I could not configure sampling point as above.&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;I selected FIRC as CAN clock.&amp;nbsp;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&amp;nbsp;* the&amp;nbsp;clock is&amp;nbsp;selectable among 48, 52, 56, 60MHz&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&amp;nbsp;* I could not use System OSC Clock because System OSC Range Select is up to 32MHz possible.&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&amp;nbsp;&amp;nbsp; CAN clock must be 40MHz or more. Refer to below picture.&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="11.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/17417i310411A39A4B33FF/image-size/large?v=v2&amp;amp;px=999" role="button" title="11.jpg" alt="11.jpg" /&gt;&lt;/span&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;I configured these values automatically and manually on S32DS but&amp;nbsp;I could not match these&amp;nbsp;four values as above.&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;Is it possible to configure these values as above?&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;How&amp;nbsp;should I configure?&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;some body help me please.&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;■ PE clock : 60MHz&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="60_A 500 80 D 2000 76.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/17455iE4F2270C07D6343D/image-size/large?v=v2&amp;amp;px=999" role="button" title="60_A 500 80 D 2000 76.jpg" alt="60_A 500 80 D 2000 76.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;■ PE clock : 56MHz&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="56_A 500 81 D 2000 75.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/17557i093CA8ED0B2D966C/image-size/large?v=v2&amp;amp;px=999" role="button" title="56_A 500 81 D 2000 75.jpg" alt="56_A 500 81 D 2000 75.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;■ PE clock : 52MHz&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="52_A 500 76 D 2000 76.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/17598i66EA21E511BA9CD8/image-size/large?v=v2&amp;amp;px=999" role="button" title="52_A 500 76 D 2000 76.jpg" alt="52_A 500 76 D 2000 76.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;■ PE clock : 48MHz&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="48_A 500 81 D 2000 75_48m.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/17639iA2BAEA9CCEE95352/image-size/large?v=v2&amp;amp;px=999" role="button" title="48_A 500 81 D 2000 75_48m.jpg" alt="48_A 500 81 D 2000 75_48m.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;&lt;/P&gt;&lt;P style="margin: 0px 0pt; line-height: 150%; text-indent: 0pt;"&gt;Kim.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 20 Mar 2017 08:56:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32-Design-Studio/How-to-configure-sampling-point-in-CAN-FD/m-p/599467#M593</guid>
      <dc:creator>kimjunghyun</dc:creator>
      <dc:date>2017-03-20T08:56:37Z</dc:date>
    </item>
  </channel>
</rss>

