<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S32 Design StudioのトピックDMA</title>
    <link>https://community.nxp.com/t5/S32-Design-Studio/DMA/m-p/1736595#M11129</link>
    <description>&lt;P&gt;Can anyone explain the eDMA block diagram of s32k series. Flow of the data from internal peripheral bus to the crossbar switch.For example, if ADC is transferring data every 10msec then how dma will save the data in memory, please explain with reference to that block diagram.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Tue, 10 Oct 2023 13:13:07 GMT</pubDate>
    <dc:creator>6888</dc:creator>
    <dc:date>2023-10-10T13:13:07Z</dc:date>
    <item>
      <title>DMA</title>
      <link>https://community.nxp.com/t5/S32-Design-Studio/DMA/m-p/1736595#M11129</link>
      <description>&lt;P&gt;Can anyone explain the eDMA block diagram of s32k series. Flow of the data from internal peripheral bus to the crossbar switch.For example, if ADC is transferring data every 10msec then how dma will save the data in memory, please explain with reference to that block diagram.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 10 Oct 2023 13:13:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32-Design-Studio/DMA/m-p/1736595#M11129</guid>
      <dc:creator>6888</dc:creator>
      <dc:date>2023-10-10T13:13:07Z</dc:date>
    </item>
    <item>
      <title>Re: DMA</title>
      <link>https://community.nxp.com/t5/S32-Design-Studio/DMA/m-p/1736806#M11135</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/223981"&gt;@6888&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Chapter 15.3.2 eDMA basic data flow from S32K3xx's reference manual Rev. 7 describes the basic flow of a data transfer can be partitioned into three segments.&lt;/P&gt;
&lt;OL type="1"&gt;
&lt;LI value="1"&gt;Channel activation&lt;/LI&gt;
&lt;LI&gt;Modules associated source read and destinations writes&lt;/LI&gt;
&lt;LI&gt;Status updates, additional operations and interrupts requests.&lt;/LI&gt;
&lt;/OL&gt;
&lt;P&gt;I recommend you to review this chapter and the examples provided , also this post have examples using the DMA&lt;/P&gt;
&lt;P&gt;&lt;A style="font-family: inherit; background-color: #ffffff;" href="https://community.nxp.com/t5/S32K-Knowledge-Base/Example-S32K144-LPIT-DMA-LPSPI/ta-p/1108628" target="_blank"&gt;https://community.nxp.com/t5/S32K-Knowledge-Base/Example-S32K144-LPIT-DMA-LPSPI/ta-p/1108628&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/S32K-Knowledge-Base/S32K-Examples/ta-p/1108990" target="_blank"&gt;https://community.nxp.com/t5/S32K-Knowledge-Base/S32K-Examples/ta-p/1108990&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;The functionality of the DMA is the same for all the S32K variants.&lt;/P&gt;
&lt;P&gt;Best Regards, Miguel.&lt;/P&gt;</description>
      <pubDate>Tue, 10 Oct 2023 19:28:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S32-Design-Studio/DMA/m-p/1736806#M11135</guid>
      <dc:creator>Miguel04</dc:creator>
      <dc:date>2023-10-10T19:28:40Z</dc:date>
    </item>
  </channel>
</rss>

