<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Load instruction does not completes without being interrupted and restarted when using P2020 device in QorIQ</title>
    <link>https://community.nxp.com/t5/QorIQ/Load-instruction-does-not-completes-without-being-interrupted/m-p/1541294#M11172</link>
    <description>&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We are unable to&amp;nbsp;guarantee that a particular load instruction completes without being interrupted and restarted when using P2020 device.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Although employing what is written in the "EREF: A Programmer’s Reference Manual for Freescale Power Architecture Processors, Rev. 1 (EIS 2.1)" book in paragraph "Partially Executed Instructions", we got a double load when an interrupt occurred during a single load.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We marked&amp;nbsp;the memory as guarded and use an elementary (non-multiple) load aligned on an operand-sized boundary.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;What can we do?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 20 Oct 2022 16:25:41 GMT</pubDate>
    <dc:creator>yehudafryd</dc:creator>
    <dc:date>2022-10-20T16:25:41Z</dc:date>
    <item>
      <title>Load instruction does not completes without being interrupted and restarted when using P2020 device</title>
      <link>https://community.nxp.com/t5/QorIQ/Load-instruction-does-not-completes-without-being-interrupted/m-p/1541294#M11172</link>
      <description>&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We are unable to&amp;nbsp;guarantee that a particular load instruction completes without being interrupted and restarted when using P2020 device.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Although employing what is written in the "EREF: A Programmer’s Reference Manual for Freescale Power Architecture Processors, Rev. 1 (EIS 2.1)" book in paragraph "Partially Executed Instructions", we got a double load when an interrupt occurred during a single load.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We marked&amp;nbsp;the memory as guarded and use an elementary (non-multiple) load aligned on an operand-sized boundary.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;What can we do?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 20 Oct 2022 16:25:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/QorIQ/Load-instruction-does-not-completes-without-being-interrupted/m-p/1541294#M11172</guid>
      <dc:creator>yehudafryd</dc:creator>
      <dc:date>2022-10-20T16:25:41Z</dc:date>
    </item>
    <item>
      <title>Re: Load instruction does not completes without being interrupted and restarted when using P2020 dev</title>
      <link>https://community.nxp.com/t5/QorIQ/Load-instruction-does-not-completes-without-being-interrupted/m-p/1543030#M11174</link>
      <description>&lt;P&gt;Please refer to the update from the AE team.&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;This issue has been reported by same contact person Yehuda in database. So this odd behaviour has been sighted before and nothing happen ever since 2015 unfortunately. Since this device is in its end of life, I would suggest customer uses newer devices, or adapt their FPGA ïf any to this possible erratic behavior".&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 25 Oct 2022 02:46:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/QorIQ/Load-instruction-does-not-completes-without-being-interrupted/m-p/1543030#M11174</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2022-10-25T02:46:00Z</dc:date>
    </item>
  </channel>
</rss>

