<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>QonvergeのトピックRe: BSC9132 UART problem</title>
    <link>https://community.nxp.com/t5/Qonverge/BSC9132-UART-problem/m-p/1069819#M441</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;In the provided "uart.c" it is written:&lt;/P&gt;&lt;P&gt;&lt;STRONG style="font-family: courier new, courier, monospace; "&gt;#define uart1_base&amp;nbsp;&amp;nbsp; &amp;nbsp;(0xff704600)&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This is correct the e500 core (Power Architecture CCSR space), but not for the SC3850 (DSP Architecture View of the CCSR Space).&lt;/P&gt;&lt;P&gt;Please refer to the QorIQ Qonverge BSC9132 Multicore Baseband Processor Reference Manual,2.3.2 DSP Architecture View of the CCSR Space and Table 2-46. SC3850 Core 0 and DSP Architecture View of the System Address Space where it is printed:&lt;/P&gt;&lt;P&gt;&lt;STRONG style="font-family: courier new, courier, monospace; "&gt;Power Architecture CCSR&amp;nbsp; area: 0xFEF0_0000 - 0xFEFF_FFFF&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So UART1 base address for the SC3850 is:&lt;/P&gt;&lt;P&gt;&lt;STRONG style="font-family: courier new, courier, monospace; "&gt;0xFEF0_0000 + 0x4600 = 0xFEF04600&lt;/STRONG&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 08 Apr 2020 09:15:14 GMT</pubDate>
    <dc:creator>ufedor</dc:creator>
    <dc:date>2020-04-08T09:15:14Z</dc:date>
    <item>
      <title>BSC9132 UART problem</title>
      <link>https://community.nxp.com/t5/Qonverge/BSC9132-UART-problem/m-p/1069818#M440</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear NXP experts:&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; The BSC9132 has four&amp;nbsp;UARTs（UART0, &lt;SPAN&gt;UART1,&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;UART2,&amp;nbsp;UART3&lt;/SPAN&gt;）. I found this&amp;nbsp;phenomenon with UART1. The UART1 can be initialized and send message in Power Architecure e500 core. But if I run the UART code in StarCore SC3850 DSP Core. The system of BSC9132 platform will be halted. For the application requirements, I need UART1, UART2 and UART3 to be used in &amp;nbsp;&lt;SPAN&gt;StarCore SC3850 DSP Core. How can I solve this problem? The attachment is my UART program, can you give me some advice? &amp;nbsp;It would be better if you had UART programs in&amp;nbsp;&lt;SPAN&gt;StarCore SC3850 DSP Core.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 08 Apr 2020 03:17:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Qonverge/BSC9132-UART-problem/m-p/1069818#M440</guid>
      <dc:creator>fengc234</dc:creator>
      <dc:date>2020-04-08T03:17:13Z</dc:date>
    </item>
    <item>
      <title>Re: BSC9132 UART problem</title>
      <link>https://community.nxp.com/t5/Qonverge/BSC9132-UART-problem/m-p/1069819#M441</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;In the provided "uart.c" it is written:&lt;/P&gt;&lt;P&gt;&lt;STRONG style="font-family: courier new, courier, monospace; "&gt;#define uart1_base&amp;nbsp;&amp;nbsp; &amp;nbsp;(0xff704600)&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This is correct the e500 core (Power Architecture CCSR space), but not for the SC3850 (DSP Architecture View of the CCSR Space).&lt;/P&gt;&lt;P&gt;Please refer to the QorIQ Qonverge BSC9132 Multicore Baseband Processor Reference Manual,2.3.2 DSP Architecture View of the CCSR Space and Table 2-46. SC3850 Core 0 and DSP Architecture View of the System Address Space where it is printed:&lt;/P&gt;&lt;P&gt;&lt;STRONG style="font-family: courier new, courier, monospace; "&gt;Power Architecture CCSR&amp;nbsp; area: 0xFEF0_0000 - 0xFEFF_FFFF&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So UART1 base address for the SC3850 is:&lt;/P&gt;&lt;P&gt;&lt;STRONG style="font-family: courier new, courier, monospace; "&gt;0xFEF0_0000 + 0x4600 = 0xFEF04600&lt;/STRONG&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 08 Apr 2020 09:15:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Qonverge/BSC9132-UART-problem/m-p/1069819#M441</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2020-04-08T09:15:14Z</dc:date>
    </item>
  </channel>
</rss>

