<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC Processors中的主题 Re: MPC8309 / NOR BOOT Issue</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8309-NOR-BOOT-Issue/m-p/365997#M938</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;The console messages are sent after the bootloader's relocation in RAM. It could be a problem&lt;/P&gt;&lt;P&gt;with the DDR initialization. You sad you can read/write in flash. How did you do it, did you use the Flash Programmer&lt;/P&gt;&lt;P&gt;utility in CW ? I'm asking because CW downloads the flash algorithm code in RAM, so the RAM is initialized by CW&lt;/P&gt;&lt;P&gt;according to the target init file.&lt;/P&gt;&lt;P&gt;What about the flash content ? did you build a Freescale SDK that supports 8309 and wrote it into flash ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;regards&lt;/P&gt;&lt;P&gt;Catalin&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 30 Oct 2014 15:28:42 GMT</pubDate>
    <dc:creator>catalindemergia</dc:creator>
    <dc:date>2014-10-30T15:28:42Z</dc:date>
    <item>
      <title>MPC8309 / NOR BOOT Issue</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8309-NOR-BOOT-Issue/m-p/365996#M937</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We have used MPC8309 Power QUICC II Pro processor in our new design and we have the assembled prototype board ready with us.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In out initial testing we are struggling to get the UBOOT code running through NOR BOOT and we are not able to get any data on console.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Here, we are able to connect the processor core through JTAG and are able to read / write NOR flash connected on eLBC with 16-bit GPCM interface.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We are using M29W256GH70ZS6E NOR flash.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please let us know what could be the problem here stopping the processor to get BOOT from NOR.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also let us know if you need more information related to design.&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Pavan &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 30 Oct 2014 13:13:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8309-NOR-BOOT-Issue/m-p/365996#M937</guid>
      <dc:creator>pavanvora</dc:creator>
      <dc:date>2014-10-30T13:13:54Z</dc:date>
    </item>
    <item>
      <title>Re: MPC8309 / NOR BOOT Issue</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8309-NOR-BOOT-Issue/m-p/365997#M938</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;The console messages are sent after the bootloader's relocation in RAM. It could be a problem&lt;/P&gt;&lt;P&gt;with the DDR initialization. You sad you can read/write in flash. How did you do it, did you use the Flash Programmer&lt;/P&gt;&lt;P&gt;utility in CW ? I'm asking because CW downloads the flash algorithm code in RAM, so the RAM is initialized by CW&lt;/P&gt;&lt;P&gt;according to the target init file.&lt;/P&gt;&lt;P&gt;What about the flash content ? did you build a Freescale SDK that supports 8309 and wrote it into flash ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;regards&lt;/P&gt;&lt;P&gt;Catalin&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 30 Oct 2014 15:28:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8309-NOR-BOOT-Issue/m-p/365997#M938</guid>
      <dc:creator>catalindemergia</dc:creator>
      <dc:date>2014-10-30T15:28:42Z</dc:date>
    </item>
  </channel>
</rss>

