<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: PCI Express 64 bit Access in MPC8308 in PowerQUICC Processors</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/PCI-Express-64-bit-Access-in-MPC8308/m-p/356530#M893</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/r8070z"&gt;r8070z&lt;/A&gt;‌,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am having exactly the same issue on T1042. Kernel crash with machine check if I use Physical size larger than 4 GB for RC side. And also when I try to use lower than 4 GB, kernel is not crashing but PCIe is not sending data to EP. It's more like sending data to its own memory.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you help me about this ? Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 22 Jan 2020 08:35:11 GMT</pubDate>
    <dc:creator>yusufalti333</dc:creator>
    <dc:date>2020-01-22T08:35:11Z</dc:date>
    <item>
      <title>PCI Express 64 bit Access in MPC8308</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/PCI-Express-64-bit-Access-in-MPC8308/m-p/356528#M891</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="color: #0000ff; font-size: 12pt; font-family: arial, helvetica, sans-serif;"&gt;&lt;STRONG&gt;Sir&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We are using MPC8308 PCI Express x1 connected to&amp;nbsp; PCI express End device.&lt;/P&gt;&lt;P&gt;PCI express&lt;SPAN style="color: #008000;"&gt;&lt;STRONG&gt; End Device&lt;/STRONG&gt;&lt;/SPAN&gt; having - &lt;SPAN style="color: #0000ff;"&gt;&lt;STRONG&gt;32 address bit Non Prefetchable&lt;/STRONG&gt;&lt;/SPAN&gt; &amp;amp; &lt;SPAN style="color: #800080;"&gt;&lt;STRONG&gt;64 address bit Prefetchable&lt;/STRONG&gt;&lt;/SPAN&gt;.&lt;/P&gt;&lt;P&gt;We are using Linux - 2.6.29 from LTIB.&lt;/P&gt;&lt;P&gt;Note: PCI express adresss is 64 bit nature.Not a data.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #ff0000; font-size: 14pt; text-decoration: underline;"&gt;&lt;STRONG&gt;Problem&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Auto enumeration has been completed properly for Both Region BAR 0 and BAR 2.&lt;/P&gt;&lt;P&gt;request_memory_region also completed properly&lt;/P&gt;&lt;P&gt;ioremap also completed properly.&lt;/P&gt;&lt;P&gt;But, When i started accessing the region using the address provided by ioremap.&lt;/P&gt;&lt;P&gt;KERENL IS CRASHING !&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;will the MMU of the linux kerenl (2.6.29 ) supports 64 address bit translation?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Pls suggest me&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Ramesh&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 07 Feb 2015 09:07:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/PCI-Express-64-bit-Access-in-MPC8308/m-p/356528#M891</guid>
      <dc:creator>rameshchandraka</dc:creator>
      <dc:date>2015-02-07T09:07:09Z</dc:date>
    </item>
    <item>
      <title>Re: PCI Express 64 bit Access in MPC8308</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/PCI-Express-64-bit-Access-in-MPC8308/m-p/356529#M892</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The MPC8308 core MMU provides 32-bit physical address only. The MPC8308 internal 32-bit physical address is mapped to the 64-bit PCI address in Address Translation Window Unit (ATMU). The attributes of the outbound windows are controlled by the PEX_OWARn registers and the attributes of &lt;/P&gt;&lt;P&gt;the RC inbound windows are controlled by the PEX_RCIWARn registers, residing in the CSB bridge address space. &lt;/P&gt;&lt;P&gt;I.e. the core does not "know" 64-bit addrerss in the PCIe address space. It accesses to the region in the intenal 32-bit space which is mapped to the same size region in the 64-bit PCIe address space by ATMU.&lt;/P&gt;&lt;P&gt;I am not guru in Linux. As I know ioremap does not return "real' address but some like-address value which has to be used by special IOfunctions. "&lt;SPAN style="color: #000000; font-family: helvetica, arial, sans-serif; font-size: medium; font-style: normal; font-weight: normal; text-align: start; text-indent: 0px;"&gt;Remember, though, that the addresses returned from&lt;SPAN class="Apple-converted-space"&gt; &lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN class="docEmphasis" style="font-style: italic; color: #000000; font-family: helvetica, arial, sans-serif; font-size: medium; font-weight: normal; text-align: start; text-indent: 0px;"&gt;ioremap&lt;/SPAN&gt;&lt;SPAN style="color: #000000; font-family: helvetica, arial, sans-serif; font-size: medium; font-style: normal; font-weight: normal; text-align: start; text-indent: 0px;"&gt;&lt;SPAN class="Apple-converted-space"&gt; &lt;/SPAN&gt;should not be dereferenced directly; instead, accessor functions provided by the kernel should be used."&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="docText" style="color: #000000; font-family: helvetica, arial, sans-serif; font-size: medium; font-style: normal; font-weight: normal; text-align: start; text-indent: 0px;"&gt;"The proper way of getting at I/O memory is via a set of functions (defined via&lt;SPAN class="Apple-converted-space"&gt; &lt;/SPAN&gt;&lt;EM&gt;&amp;lt;asm/io.h&amp;gt;&lt;/EM&gt;) provided for that purpose."&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #000000; font-family: helvetica, arial, sans-serif; font-size: medium; font-style: normal; font-weight: normal; text-align: start; text-indent: 0px;"&gt; &lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Apr 2015 17:38:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/PCI-Express-64-bit-Access-in-MPC8308/m-p/356529#M892</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2015-04-22T17:38:51Z</dc:date>
    </item>
    <item>
      <title>Re: PCI Express 64 bit Access in MPC8308</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/PCI-Express-64-bit-Access-in-MPC8308/m-p/356530#M893</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/r8070z"&gt;r8070z&lt;/A&gt;‌,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am having exactly the same issue on T1042. Kernel crash with machine check if I use Physical size larger than 4 GB for RC side. And also when I try to use lower than 4 GB, kernel is not crashing but PCIe is not sending data to EP. It's more like sending data to its own memory.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you help me about this ? Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Jan 2020 08:35:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/PCI-Express-64-bit-Access-in-MPC8308/m-p/356530#M893</guid>
      <dc:creator>yusufalti333</dc:creator>
      <dc:date>2020-01-22T08:35:11Z</dc:date>
    </item>
  </channel>
</rss>

