<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC ProcessorsのトピックRe: Re: MPC8306 SOM UBOOT</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8306-SOM-UBOOT/m-p/337745#M768</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hello.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; thanks for your suggestion. The DDR ram is same with the MPC8306 SOM, the last problem i fixed is only the weak solder. Now I am sure that the code run normally before calling the function "lock_ram_in_cache" by lighting led method. The single step debug also run out at this function sentence "&lt;SPAN lang="EN-US" style="font-size: 10.5pt; font-family: 'Times New Roman';"&gt;mfspr r0,&lt;/SPAN&gt;HID0",and CCS log show the message "cannot start SAP transaction". I don't know what it exactly mean.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 05 Sep 2014 03:23:17 GMT</pubDate>
    <dc:creator>00lirui</dc:creator>
    <dc:date>2014-09-05T03:23:17Z</dc:date>
    <item>
      <title>MPC8306 SOM UBOOT</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8306-SOM-UBOOT/m-p/337743#M766</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Hi,When I can program flash successfully, I test the UBOOT.bin coming from the CD, the uart1 can not print the message. So i debug the uboot code with CodeWarrior ,I can run the code with single step ,and find two places may have some problems. One is involved with instruction "isync" or "sync", for example.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; 0xfe003374:&amp;nbsp; 4c00012c&amp;nbsp; isync&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; 0xfe003378:&amp;nbsp; 3c600000&amp;nbsp; lis r3 ,0&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; 0xfe00338c: 3ca00002&amp;nbsp;&amp;nbsp; lis r5, 0&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; the sentence "lis r3,0" is&amp;nbsp; escaped ,the debugger run to the next one.&amp;nbsp; I find all the sentence behind "isync" can not run. Does it right?&lt;/P&gt;&lt;P&gt;&amp;nbsp; the other possible wrong is when the debugger run to function "lock_ram_in_cache",the program counter is out of control. &lt;/P&gt;&lt;P&gt;&amp;nbsp; thanks for any suggestion.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 04 Sep 2014 01:24:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8306-SOM-UBOOT/m-p/337743#M766</guid>
      <dc:creator>00lirui</dc:creator>
      <dc:date>2014-09-04T01:24:23Z</dc:date>
    </item>
    <item>
      <title>Re: MPC8306 SOM UBOOT</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8306-SOM-UBOOT/m-p/337744#M767</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The isync itself should not cause an issue, as per my understanding. What is happening in previous instruction, before this isync?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also, in your previous topic, you mentioned about some problems in your DDR hardware which you fixed already. What exactly was done to fix this? If there are any changes in DDR settings, than I do not think UBOOT.bin, coming on CD, will work on your hardware without any modifications, you have to rebuild it to accomodate new DDR settings.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 05 Sep 2014 01:17:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8306-SOM-UBOOT/m-p/337744#M767</guid>
      <dc:creator>alexander_yakov</dc:creator>
      <dc:date>2014-09-05T01:17:53Z</dc:date>
    </item>
    <item>
      <title>Re: Re: MPC8306 SOM UBOOT</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8306-SOM-UBOOT/m-p/337745#M768</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hello.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; thanks for your suggestion. The DDR ram is same with the MPC8306 SOM, the last problem i fixed is only the weak solder. Now I am sure that the code run normally before calling the function "lock_ram_in_cache" by lighting led method. The single step debug also run out at this function sentence "&lt;SPAN lang="EN-US" style="font-size: 10.5pt; font-family: 'Times New Roman';"&gt;mfspr r0,&lt;/SPAN&gt;HID0",and CCS log show the message "cannot start SAP transaction". I don't know what it exactly mean.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 05 Sep 2014 03:23:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8306-SOM-UBOOT/m-p/337745#M768</guid>
      <dc:creator>00lirui</dc:creator>
      <dc:date>2014-09-05T03:23:17Z</dc:date>
    </item>
    <item>
      <title>Re: MPC8306 SOM UBOOT</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8306-SOM-UBOOT/m-p/337746#M769</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The message usually shows trying to access memory while there is no response, maybe that address is invalid. You could check the TLB, LAW setting for this error happened area.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 05 Sep 2014 07:19:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8306-SOM-UBOOT/m-p/337746#M769</guid>
      <dc:creator>lunminliang</dc:creator>
      <dc:date>2014-09-05T07:19:10Z</dc:date>
    </item>
  </channel>
</rss>

