<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Can anyone explain MPC8306's uart in PowerQUICC Processors</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/Can-anyone-explain-MPC8306-s-uart/m-p/286822#M550</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;That register is normally the transmitter holding register when you write to it, and the receiver buffer register when you read from it.&amp;nbsp; When you put the UART into a special mode it becomes the divisor least significant byte register.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Note that this UART is almost identical to a standard 16550 (e.g. as found on PCs), so any examples or tutorials you find for programming a standard UART would be applicable.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 09 Jan 2014 23:08:27 GMT</pubDate>
    <dc:creator>scottwood</dc:creator>
    <dc:date>2014-01-09T23:08:27Z</dc:date>
    <item>
      <title>Can anyone explain MPC8306's uart</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/Can-anyone-explain-MPC8306-s-uart/m-p/286820#M548</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;In one address 0x4500, It have 3 register. receiver buffer register. transmitter holding registers and Divisor least significant byte register. The 3 register in one address. How could I deal with that? I don't know what register I read or write&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 06 Jan 2014 11:20:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/Can-anyone-explain-MPC8306-s-uart/m-p/286820#M548</guid>
      <dc:creator>leimao</dc:creator>
      <dc:date>2014-01-06T11:20:12Z</dc:date>
    </item>
    <item>
      <title>Re: Can anyone explain MPC8306's uart</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/Can-anyone-explain-MPC8306-s-uart/m-p/286821#M549</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Before reading from that address you should look at UIIR register. Please take a look in 8306 RM at chapter 18.3.1.5. Also, you can take a look in 8306SOM_serial project included in CW ( serial driver is already implemented in CodeWarrior as an example).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Adrian&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 06 Jan 2014 15:52:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/Can-anyone-explain-MPC8306-s-uart/m-p/286821#M549</guid>
      <dc:creator>addiyi</dc:creator>
      <dc:date>2014-01-06T15:52:40Z</dc:date>
    </item>
    <item>
      <title>Re: Can anyone explain MPC8306's uart</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/Can-anyone-explain-MPC8306-s-uart/m-p/286822#M550</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;That register is normally the transmitter holding register when you write to it, and the receiver buffer register when you read from it.&amp;nbsp; When you put the UART into a special mode it becomes the divisor least significant byte register.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Note that this UART is almost identical to a standard 16550 (e.g. as found on PCs), so any examples or tutorials you find for programming a standard UART would be applicable.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 09 Jan 2014 23:08:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/Can-anyone-explain-MPC8306-s-uart/m-p/286822#M550</guid>
      <dc:creator>scottwood</dc:creator>
      <dc:date>2014-01-09T23:08:27Z</dc:date>
    </item>
  </channel>
</rss>

