<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC ProcessorsのトピックFixing the bone pile</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/Fixing-the-bone-pile/m-p/286150#M543</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have production board with 8247 processor configured as PCI Mode enabled, PCI_Host, PCI_arb_en, PCI_DLL disabled. master. Rstconfuration is ok. What would cause a 17usec delay of CS0_ after the Hreset goes high?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 25 Apr 2013 18:05:59 GMT</pubDate>
    <dc:creator>joekimak</dc:creator>
    <dc:date>2013-04-25T18:05:59Z</dc:date>
    <item>
      <title>Fixing the bone pile</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/Fixing-the-bone-pile/m-p/286150#M543</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have production board with 8247 processor configured as PCI Mode enabled, PCI_Host, PCI_arb_en, PCI_DLL disabled. master. Rstconfuration is ok. What would cause a 17usec delay of CS0_ after the Hreset goes high?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 25 Apr 2013 18:05:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/Fixing-the-bone-pile/m-p/286150#M543</guid>
      <dc:creator>joekimak</dc:creator>
      <dc:date>2013-04-25T18:05:59Z</dc:date>
    </item>
    <item>
      <title>Re: Fixing the bone pile</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/Fixing-the-bone-pile/m-p/286151#M544</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please send me your schematic for analysis by using direct message of community.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 02 May 2013 05:10:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/Fixing-the-bone-pile/m-p/286151#M544</guid>
      <dc:creator>lunminliang</dc:creator>
      <dc:date>2013-05-02T05:10:06Z</dc:date>
    </item>
  </channel>
</rss>

