<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC ProcessorsのトピックRe: 32bit access ordering on eLBC 16bit bus</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/32bit-access-ordering-on-eLBC-16bit-bus/m-p/271668#M500</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;No.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please look my reply in another topic:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" href="https://community.nxp.com/thread/309457"&gt;https://community.freescale.com/thread/309457&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 16 Jul 2013 02:50:20 GMT</pubDate>
    <dc:creator>alexander_yakov</dc:creator>
    <dc:date>2013-07-16T02:50:20Z</dc:date>
    <item>
      <title>32bit access ordering on eLBC 16bit bus</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/32bit-access-ordering-on-eLBC-16bit-bus/m-p/271665#M497</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;If the 8313 performs a 32bit access via a 16bit eLBC two 16bit cycles are performed with incremented addreses. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;My question:&lt;/P&gt;&lt;P&gt;write(address, value)&lt;/P&gt;&lt;P&gt;write(0x01000,0xFFAAFF55) #write a 32bit value to address 0x01000&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;which part of 0xFFAAFF55 is written in the first beat to address 0x01000?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;0xFFAA or 0xFF55?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Chris&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="mce_paste_marker"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 15 Jul 2013 12:09:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/32bit-access-ordering-on-eLBC-16bit-bus/m-p/271665#M497</guid>
      <dc:creator>wonderwizard</dc:creator>
      <dc:date>2013-07-15T12:09:57Z</dc:date>
    </item>
    <item>
      <title>Re: 32bit access ordering on eLBC 16bit bus</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/32bit-access-ordering-on-eLBC-16bit-bus/m-p/271666#M498</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;For 0xFFAAFF55 written to address 0x1000, there will be:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;0x1000 - 0xFFAA&lt;/P&gt;&lt;P&gt;0x1002 - 0xFF55&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 15 Jul 2013 12:49:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/32bit-access-ordering-on-eLBC-16bit-bus/m-p/271666#M498</guid>
      <dc:creator>alexander_yakov</dc:creator>
      <dc:date>2013-07-15T12:49:14Z</dc:date>
    </item>
    <item>
      <title>Re: 32bit access ordering on eLBC 16bit bus</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/32bit-access-ordering-on-eLBC-16bit-bus/m-p/271667#M499</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;BLOCKQUOTE&gt;
&lt;P&gt;0x1002 - 0xFF55&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Not 0x100&lt;STRONG&gt;1&lt;/STRONG&gt; - 0xFF55?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Chris&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 15 Jul 2013 13:39:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/32bit-access-ordering-on-eLBC-16bit-bus/m-p/271667#M499</guid>
      <dc:creator>wonderwizard</dc:creator>
      <dc:date>2013-07-15T13:39:44Z</dc:date>
    </item>
    <item>
      <title>Re: 32bit access ordering on eLBC 16bit bus</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/32bit-access-ordering-on-eLBC-16bit-bus/m-p/271668#M500</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;No.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please look my reply in another topic:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" href="https://community.nxp.com/thread/309457"&gt;https://community.freescale.com/thread/309457&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 16 Jul 2013 02:50:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/32bit-access-ordering-on-eLBC-16bit-bus/m-p/271668#M500</guid>
      <dc:creator>alexander_yakov</dc:creator>
      <dc:date>2013-07-16T02:50:20Z</dc:date>
    </item>
  </channel>
</rss>

