<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC ProcessorsのトピックRegarding PTP Implementation with T1022.</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/Regarding-PTP-Implementation-with-T1022/m-p/1845998#M4569</link>
    <description>&lt;P&gt;Hello All,&lt;/P&gt;&lt;P&gt;We have a requirement to implement PTP on a T1022 based custom board(Operating system: linux-4.1.8-rt8).&lt;BR /&gt;The board has a PHY with time-stamping capabilty. When I check the timestamping capabilities of the SerDes connected to this PHY with "ethtool -T fm1-gb1" it reports its capabilities as below:&lt;/P&gt;&lt;P&gt;ethtool -T fm1-gb1&lt;BR /&gt;Time stamping parameters for fm1-gb1:&lt;BR /&gt;Capabilities:&lt;BR /&gt;software-receive (SOF_TIMESTAMPING_RX_SOFTWARE)&lt;BR /&gt;software-system-clock (SOF_TIMESTAMPING_SOFTWARE)&lt;BR /&gt;PTP Hardware Clock: none&lt;BR /&gt;Hardware Transmit Timestamp Modes: none&lt;BR /&gt;Hardware Receive Filter Modes: none&lt;/P&gt;&lt;P&gt;Please guide how to proceed with this implementation.&lt;/P&gt;&lt;P&gt;Your help with this is greatly appreciated.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 12 Apr 2024 09:28:42 GMT</pubDate>
    <dc:creator>anilks</dc:creator>
    <dc:date>2024-04-12T09:28:42Z</dc:date>
    <item>
      <title>Regarding PTP Implementation with T1022.</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/Regarding-PTP-Implementation-with-T1022/m-p/1845998#M4569</link>
      <description>&lt;P&gt;Hello All,&lt;/P&gt;&lt;P&gt;We have a requirement to implement PTP on a T1022 based custom board(Operating system: linux-4.1.8-rt8).&lt;BR /&gt;The board has a PHY with time-stamping capabilty. When I check the timestamping capabilities of the SerDes connected to this PHY with "ethtool -T fm1-gb1" it reports its capabilities as below:&lt;/P&gt;&lt;P&gt;ethtool -T fm1-gb1&lt;BR /&gt;Time stamping parameters for fm1-gb1:&lt;BR /&gt;Capabilities:&lt;BR /&gt;software-receive (SOF_TIMESTAMPING_RX_SOFTWARE)&lt;BR /&gt;software-system-clock (SOF_TIMESTAMPING_SOFTWARE)&lt;BR /&gt;PTP Hardware Clock: none&lt;BR /&gt;Hardware Transmit Timestamp Modes: none&lt;BR /&gt;Hardware Receive Filter Modes: none&lt;/P&gt;&lt;P&gt;Please guide how to proceed with this implementation.&lt;/P&gt;&lt;P&gt;Your help with this is greatly appreciated.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 12 Apr 2024 09:28:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/Regarding-PTP-Implementation-with-T1022/m-p/1845998#M4569</guid>
      <dc:creator>anilks</dc:creator>
      <dc:date>2024-04-12T09:28:42Z</dc:date>
    </item>
    <item>
      <title>Re: Regarding PTP Implementation with T1022.</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/Regarding-PTP-Implementation-with-T1022/m-p/1849791#M4577</link>
      <description>&lt;P&gt;Please configure Linux Kernel with the following option enabled.&lt;/P&gt;
&lt;P&gt;CONFIG_PTP_1588_CLOCK_DPAA=y&lt;/P&gt;
&lt;P&gt;CONFIG_FSL_SDK_DPAA_ETH=y&lt;/P&gt;
&lt;P&gt;Please check your dts file with the following file included.&lt;/P&gt;
&lt;P&gt;qoriq-fman3-0-1g-1.dtsi&lt;/P&gt;</description>
      <pubDate>Thu, 18 Apr 2024 09:44:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/Regarding-PTP-Implementation-with-T1022/m-p/1849791#M4577</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2024-04-18T09:44:40Z</dc:date>
    </item>
  </channel>
</rss>

