<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC Processors中的主题 Re: MPC8548E IBIS model</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8548E-IBIS-model/m-p/1467121#M4175</link>
    <description>&lt;P&gt;I have sent the required document to you.&lt;/P&gt;</description>
    <pubDate>Wed, 01 Jun 2022 03:23:45 GMT</pubDate>
    <dc:creator>yipingwang</dc:creator>
    <dc:date>2022-06-01T03:23:45Z</dc:date>
    <item>
      <title>MPC8548E IBIS model</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8548E-IBIS-model/m-p/1465493#M4173</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;Please provide IBIS Model for&amp;nbsp;MPC8548ECVJAUJD to do signal Integrity analysis of DDR2 Interface. Please let me know where can I find it.&lt;/P&gt;</description>
      <pubDate>Fri, 27 May 2022 10:12:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8548E-IBIS-model/m-p/1465493#M4173</guid>
      <dc:creator>sagar_bn</dc:creator>
      <dc:date>2022-05-27T10:12:24Z</dc:date>
    </item>
    <item>
      <title>Re: MPC8548E IBIS model</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8548E-IBIS-model/m-p/1467121#M4175</link>
      <description>&lt;P&gt;I have sent the required document to you.&lt;/P&gt;</description>
      <pubDate>Wed, 01 Jun 2022 03:23:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8548E-IBIS-model/m-p/1467121#M4175</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2022-06-01T03:23:45Z</dc:date>
    </item>
  </channel>
</rss>

