<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC ProcessorsのトピックT1024 SPI BOOT CS# STOP(fail)</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/T1024-SPI-BOOT-CS-STOP-fail/m-p/1466426#M4174</link>
    <description>&lt;PRE&gt;&lt;SPAN class=""&gt;hello.
When I SPI BOOT the T1024CPU, sometimes the SPI CS # signal is not asserted and it does not start.
At the time of OK and NG
Shows the waveforms of the SPI VCC(Green) and SPI CS#(Yellow) signals.
Is it stopped by the CPU because it does not assert?
thank you.&lt;/SPAN&gt;&lt;/PRE&gt;</description>
    <pubDate>Tue, 31 May 2022 01:25:11 GMT</pubDate>
    <dc:creator>kojimiura</dc:creator>
    <dc:date>2022-05-31T01:25:11Z</dc:date>
    <item>
      <title>T1024 SPI BOOT CS# STOP(fail)</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/T1024-SPI-BOOT-CS-STOP-fail/m-p/1466426#M4174</link>
      <description>&lt;PRE&gt;&lt;SPAN class=""&gt;hello.
When I SPI BOOT the T1024CPU, sometimes the SPI CS # signal is not asserted and it does not start.
At the time of OK and NG
Shows the waveforms of the SPI VCC(Green) and SPI CS#(Yellow) signals.
Is it stopped by the CPU because it does not assert?
thank you.&lt;/SPAN&gt;&lt;/PRE&gt;</description>
      <pubDate>Tue, 31 May 2022 01:25:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/T1024-SPI-BOOT-CS-STOP-fail/m-p/1466426#M4174</guid>
      <dc:creator>kojimiura</dc:creator>
      <dc:date>2022-05-31T01:25:11Z</dc:date>
    </item>
  </channel>
</rss>

