<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC ProcessorsのトピックRe: FPGA access using P5040 processor via eLBC</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/FPGA-access-using-P5040-processor-via-eLBC/m-p/1449592#M4136</link>
    <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/52411"&gt;@yipingwang&lt;/a&gt;this issue is resolved , FPGA was configured for little endian whereas processor is accessing in big endian mode.&lt;/P&gt;</description>
    <pubDate>Wed, 27 Apr 2022 04:58:10 GMT</pubDate>
    <dc:creator>hemwant</dc:creator>
    <dc:date>2022-04-27T04:58:10Z</dc:date>
    <item>
      <title>FPGA access using P5040 processor via eLBC</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/FPGA-access-using-P5040-processor-via-eLBC/m-p/1435864#M4116</link>
      <description>&lt;P&gt;We are having a customised P5040 board with FPGA device[8bit access] configured at CS2 of eLBC . We are not able to access the registers of FPGA from uboot . On further debugging the issue with oscilloscope, the CS2 is not being asserted when we initiate read/write from uboot.&amp;nbsp;&lt;/P&gt;&lt;P&gt;The dump of complete uboot, eLBC and LAW registers is attached with this post.&lt;/P&gt;</description>
      <pubDate>Wed, 30 Mar 2022 04:53:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/FPGA-access-using-P5040-processor-via-eLBC/m-p/1435864#M4116</guid>
      <dc:creator>hemwant</dc:creator>
      <dc:date>2022-03-30T04:53:20Z</dc:date>
    </item>
    <item>
      <title>Re: FPGA access using P5040 processor via eLBC</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/FPGA-access-using-P5040-processor-via-eLBC/m-p/1449492#M4135</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Can you please share your schematic?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 27 Apr 2022 01:45:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/FPGA-access-using-P5040-processor-via-eLBC/m-p/1449492#M4135</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2022-04-27T01:45:45Z</dc:date>
    </item>
    <item>
      <title>Re: FPGA access using P5040 processor via eLBC</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/FPGA-access-using-P5040-processor-via-eLBC/m-p/1449592#M4136</link>
      <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/52411"&gt;@yipingwang&lt;/a&gt;this issue is resolved , FPGA was configured for little endian whereas processor is accessing in big endian mode.&lt;/P&gt;</description>
      <pubDate>Wed, 27 Apr 2022 04:58:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/FPGA-access-using-P5040-processor-via-eLBC/m-p/1449592#M4136</guid>
      <dc:creator>hemwant</dc:creator>
      <dc:date>2022-04-27T04:58:10Z</dc:date>
    </item>
  </channel>
</rss>

