<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: MPC8360E RCWLR values for DDR1 in PowerQUICC Processors</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8360E-RCWLR-values-for-DDR1/m-p/1206804#M3530</link>
    <description>&lt;P&gt;sir, can you share any working project files?&amp;nbsp; so, that I can refer config to my project...&lt;/P&gt;</description>
    <pubDate>Tue, 05 Jan 2021 10:38:00 GMT</pubDate>
    <dc:creator>venkat1</dc:creator>
    <dc:date>2021-01-05T10:38:00Z</dc:date>
    <item>
      <title>MPC8360E RCWLR values for DDR1</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8360E-RCWLR-values-for-DDR1/m-p/1205485#M3525</link>
      <description>&lt;P&gt;Hi sir,&lt;/P&gt;&lt;P&gt;we are updating our project. In our old revision, a 32-bit SRAM chip used as stack memory (target buffer memory ) in a local bus(address- 0x10001000). for that RCWLR values are 0x03240086, it's working fine. we are upgrading the design, where we replaced the SRAM chip with 32-bit DDR1 SDRAM (which is in the DDR controller bus).In the CodeWarrior v8.8&amp;nbsp; Hardware diagnostic mode, we tried to read/write with DDR memory, it is working (the RCWLR values are 0x02230086). In this configuration, DDR working fine. but if we are configured as stack memory in the EPPC panel (target buffer memory, address- 0xA0000000), the processor is not booting up.&lt;/P&gt;&lt;P&gt;can anyone tell me, what are changes need to make for mapping SRAM to DDR in software?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Venkat&lt;/P&gt;</description>
      <pubDate>Thu, 31 Dec 2020 11:53:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8360E-RCWLR-values-for-DDR1/m-p/1205485#M3525</guid>
      <dc:creator>venkat1</dc:creator>
      <dc:date>2020-12-31T11:53:46Z</dc:date>
    </item>
    <item>
      <title>Re: MPC8360E RCWLR values for DDR1</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8360E-RCWLR-values-for-DDR1/m-p/1205634#M3526</link>
      <description>&lt;P&gt;Please check BSP being used and modify&amp;nbsp;CFG_DDR_BASE in the corresponding board ".h" file according to your needs.&lt;/P&gt;</description>
      <pubDate>Sun, 03 Jan 2021 08:28:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8360E-RCWLR-values-for-DDR1/m-p/1205634#M3526</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2021-01-03T08:28:18Z</dc:date>
    </item>
    <item>
      <title>Re: MPC8360E RCWLR values for DDR1</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8360E-RCWLR-values-for-DDR1/m-p/1206804#M3530</link>
      <description>&lt;P&gt;sir, can you share any working project files?&amp;nbsp; so, that I can refer config to my project...&lt;/P&gt;</description>
      <pubDate>Tue, 05 Jan 2021 10:38:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8360E-RCWLR-values-for-DDR1/m-p/1206804#M3530</guid>
      <dc:creator>venkat1</dc:creator>
      <dc:date>2021-01-05T10:38:00Z</dc:date>
    </item>
  </channel>
</rss>

