<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC Processors中的主题 Re: MPC8323 DDR2 CS</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8323-DDR2-CS/m-p/142185#M35</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;CS0_xxx registers are related to the MCS. There are MPC83xx devices which provides several chip selects for DDR; for example MPC8360 has MCS[0:1] and correspondingly CS0_xxx and CS1_xxx registers. &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 19 Dec 2014 05:43:46 GMT</pubDate>
    <dc:creator>r8070z</dc:creator>
    <dc:date>2014-12-19T05:43:46Z</dc:date>
    <item>
      <title>MPC8323 DDR2 CS</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8323-DDR2-CS/m-p/142184#M34</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;B&gt;&lt;FONT size="1"&gt;&lt;/FONT&gt;&lt;/B&gt;&lt;P align="left"&gt;&lt;B&gt;&lt;FONT size="1"&gt;The MPC8323 DDR2 Chip select is MCS, whereas the chip select bound register refers to CS0. (Ref:&lt;BR /&gt;MPC8323E PowerQUICC™ II Pro Integrated Communications Processor Reference Manual, Rev. 1) Can this be clarified?&lt;/FONT&gt;&lt;/B&gt;&lt;/P&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 05 Aug 2007 19:00:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8323-DDR2-CS/m-p/142184#M34</guid>
      <dc:creator>amgopal</dc:creator>
      <dc:date>2007-08-05T19:00:05Z</dc:date>
    </item>
    <item>
      <title>Re: MPC8323 DDR2 CS</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8323-DDR2-CS/m-p/142185#M35</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;CS0_xxx registers are related to the MCS. There are MPC83xx devices which provides several chip selects for DDR; for example MPC8360 has MCS[0:1] and correspondingly CS0_xxx and CS1_xxx registers. &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 19 Dec 2014 05:43:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8323-DDR2-CS/m-p/142185#M35</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2014-12-19T05:43:46Z</dc:date>
    </item>
  </channel>
</rss>

