<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC ProcessorsのトピックPowerQUICC II processors</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/PowerQUICC-II-processors/m-p/1164310#M3391</link>
    <description>&lt;P&gt;Hi folks,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am using MPC8358E processor. we struct at memory mapping for DDR. Can i use I/O or PCI&amp;nbsp; memory address range for DDR application?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;venkat&lt;/P&gt;</description>
    <pubDate>Thu, 08 Oct 2020 06:01:35 GMT</pubDate>
    <dc:creator>venkat1</dc:creator>
    <dc:date>2020-10-08T06:01:35Z</dc:date>
    <item>
      <title>PowerQUICC II processors</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/PowerQUICC-II-processors/m-p/1164310#M3391</link>
      <description>&lt;P&gt;Hi folks,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am using MPC8358E processor. we struct at memory mapping for DDR. Can i use I/O or PCI&amp;nbsp; memory address range for DDR application?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;venkat&lt;/P&gt;</description>
      <pubDate>Thu, 08 Oct 2020 06:01:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/PowerQUICC-II-processors/m-p/1164310#M3391</guid>
      <dc:creator>venkat1</dc:creator>
      <dc:date>2020-10-08T06:01:35Z</dc:date>
    </item>
    <item>
      <title>Re: PowerQUICC II processors</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/PowerQUICC-II-processors/m-p/1164333#M3392</link>
      <description>&lt;P&gt;You can refer to the attached MPC8536DS configuration script.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;gt; Can i use I/O or PCI memory address range for DDR application?&lt;/P&gt;
&lt;P&gt;What do you mean?&lt;/P&gt;</description>
      <pubDate>Thu, 08 Oct 2020 07:17:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/PowerQUICC-II-processors/m-p/1164333#M3392</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2020-10-08T07:17:17Z</dc:date>
    </item>
  </channel>
</rss>

