<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: About MPC8548E Power Sequencing in PowerQUICC Processors</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/About-MPC8548E-Power-Sequencing/m-p/958744#M3016</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;For sure V_DD to AV_DD_n delay is not required. Typically AV_DD_n is V_DD applied via PLL Power Supply Filter Circuit (see &lt;A href="https://www.nxp.com/docs/en/application-note/AN3640.pdf"&gt;MPC8548E PowerQUICC III Family Bring-Up Guide&lt;/A&gt;). IO power should be delayed if any IO pin associated with it can harm system f.i. due to contention.&amp;nbsp;I think the serdes io pins are quite harmless. In any case your power sequence is correct too if all supplies reach their stable values within 50 ms.&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 10 Jul 2019 15:24:16 GMT</pubDate>
    <dc:creator>r8070z</dc:creator>
    <dc:date>2019-07-10T15:24:16Z</dc:date>
    <item>
      <title>About MPC8548E Power Sequencing</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/About-MPC8548E-Power-Sequencing/m-p/958743#M3015</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, I'm Youngho.&lt;/P&gt;&lt;P&gt;I want to know power sequencing of MPC8548E.&lt;/P&gt;&lt;P&gt;According to its datasheet, MPC8548EEC, power sequencing is just 2 steps as follows:&lt;/P&gt;&lt;P&gt;&lt;EM&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;1. V_DD, AV_DD_n, BV_DD, LV_DD, OV_DD, SV_DD, TV_DD, XV_DD.&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;2. GV_DD.&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;And, the NOTE is as follows:&lt;/P&gt;&lt;P&gt;&lt;EM&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;Note1: Items on&amp;nbsp;the same line have no ordering requirement with respect to one another. Items on separate lines must &amp;nbsp;&amp;nbsp;&amp;nbsp;be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage &amp;nbsp;&amp;nbsp;&amp;nbsp;rails on the current step reach 10% of theirs.&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;Note 2: In order to guarantee MCKE low during power-up, the above sequencing for GV_DD is required. If there is no &amp;nbsp;&amp;nbsp;&amp;nbsp;concern about any of the DDR signals being in an indeterminate state during power-up, then the sequencing for &amp;nbsp;&amp;nbsp;&amp;nbsp;GVDD is not required.&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;Note 3: From a system standpoint, if any of the I/O Power supplies ramp prior to the V_DD core supply, the I/Os &amp;nbsp;&amp;nbsp;&amp;nbsp;associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the &amp;nbsp;&amp;nbsp;&amp;nbsp;device.&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As I understood above, power sequencing is that the core powers is first powered up and then the I/O powers is next.&lt;/P&gt;&lt;P&gt;So, power sequencing I thought is as follows:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;1.V_DD&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;2.AV_DD_n, SV_DD, XV_DD&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;3.BV_DD, OV_DD, LV_DD, TV_DD&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;4.GV_DD&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Am I right?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 09 Jul 2019 09:26:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/About-MPC8548E-Power-Sequencing/m-p/958743#M3015</guid>
      <dc:creator>youngho_cho</dc:creator>
      <dc:date>2019-07-09T09:26:36Z</dc:date>
    </item>
    <item>
      <title>Re: About MPC8548E Power Sequencing</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/About-MPC8548E-Power-Sequencing/m-p/958744#M3016</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;For sure V_DD to AV_DD_n delay is not required. Typically AV_DD_n is V_DD applied via PLL Power Supply Filter Circuit (see &lt;A href="https://www.nxp.com/docs/en/application-note/AN3640.pdf"&gt;MPC8548E PowerQUICC III Family Bring-Up Guide&lt;/A&gt;). IO power should be delayed if any IO pin associated with it can harm system f.i. due to contention.&amp;nbsp;I think the serdes io pins are quite harmless. In any case your power sequence is correct too if all supplies reach their stable values within 50 ms.&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Jul 2019 15:24:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/About-MPC8548E-Power-Sequencing/m-p/958744#M3016</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2019-07-10T15:24:16Z</dc:date>
    </item>
  </channel>
</rss>

