<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC ProcessorsのトピックENET clocking on MPC5744P</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/ENET-clocking-on-MPC5744P/m-p/946410#M2976</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm trying to run&amp;nbsp;ethernet&amp;nbsp;via RMII&amp;nbsp;interface on 144 pin&amp;nbsp;variant of MPC5744P.&amp;nbsp;I've managed to connect to ethernet PHY using&amp;nbsp;RX_D1, RX_D0,&amp;nbsp;CRS, TX_D0, TX_D1 and TX_EN only. However, I'm not sure how to deal with RMII clocking. The section 7.10.7 Ethernet (ENET) configuration in reference manual&amp;nbsp;states that one has to write Generic control register to make RMII_CLK appear at the G[8] (apart from setting corresponding SIUL_MSCR register). If I do that, I can see 50MHz clock at that pin thus I can clock the ethernet PHY however the ENET peripheral seems to stuck (no transmission and no reception interrupts). If I reset the GCR register, I can see ENET&amp;nbsp;operates again.&amp;nbsp;I've managed to&amp;nbsp;generate clock for the PHY from CLK_OUT output, but that's not&amp;nbsp;ideal in my application.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In fact, I'd very much prefer to let ethernet PHY to generate 50MHz reference clock, but it's not clear to me&amp;nbsp;how it shall be connected to the MPC5744P. The Clocking chapter and the description of Auxiliary clock&amp;nbsp;10 generator refers to RMII_CLK external input and it can be also selected as the source of the ENET clock (the CGM_AC10 , but there's no such thing in signal multiplexing section. I've noticed the MPC5748 has this input at G[8], but it doesn't seem to be working for me. If I provide 50MHz to G[8] and configure the aux clock&amp;nbsp;10 to generate ENET clock form RMII_CLK input, ENET doesn't seem to work.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you please suggest&amp;nbsp;an ENET in RMII mode example for 144pin MPC5744P?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Viktor Soukal&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 04 Oct 2019 11:44:07 GMT</pubDate>
    <dc:creator>viktor_soukal</dc:creator>
    <dc:date>2019-10-04T11:44:07Z</dc:date>
    <item>
      <title>ENET clocking on MPC5744P</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/ENET-clocking-on-MPC5744P/m-p/946410#M2976</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm trying to run&amp;nbsp;ethernet&amp;nbsp;via RMII&amp;nbsp;interface on 144 pin&amp;nbsp;variant of MPC5744P.&amp;nbsp;I've managed to connect to ethernet PHY using&amp;nbsp;RX_D1, RX_D0,&amp;nbsp;CRS, TX_D0, TX_D1 and TX_EN only. However, I'm not sure how to deal with RMII clocking. The section 7.10.7 Ethernet (ENET) configuration in reference manual&amp;nbsp;states that one has to write Generic control register to make RMII_CLK appear at the G[8] (apart from setting corresponding SIUL_MSCR register). If I do that, I can see 50MHz clock at that pin thus I can clock the ethernet PHY however the ENET peripheral seems to stuck (no transmission and no reception interrupts). If I reset the GCR register, I can see ENET&amp;nbsp;operates again.&amp;nbsp;I've managed to&amp;nbsp;generate clock for the PHY from CLK_OUT output, but that's not&amp;nbsp;ideal in my application.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In fact, I'd very much prefer to let ethernet PHY to generate 50MHz reference clock, but it's not clear to me&amp;nbsp;how it shall be connected to the MPC5744P. The Clocking chapter and the description of Auxiliary clock&amp;nbsp;10 generator refers to RMII_CLK external input and it can be also selected as the source of the ENET clock (the CGM_AC10 , but there's no such thing in signal multiplexing section. I've noticed the MPC5748 has this input at G[8], but it doesn't seem to be working for me. If I provide 50MHz to G[8] and configure the aux clock&amp;nbsp;10 to generate ENET clock form RMII_CLK input, ENET doesn't seem to work.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you please suggest&amp;nbsp;an ENET in RMII mode example for 144pin MPC5744P?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Viktor Soukal&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 04 Oct 2019 11:44:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/ENET-clocking-on-MPC5744P/m-p/946410#M2976</guid>
      <dc:creator>viktor_soukal</dc:creator>
      <dc:date>2019-10-04T11:44:07Z</dc:date>
    </item>
  </channel>
</rss>

