<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: MPC8315E - PCIe interface in PowerQUICC Processors</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8315E-PCIe-interface/m-p/903226#M2822</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you for answering Bulat!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;And&amp;nbsp;would it be ok if I&amp;nbsp;leave both calibration signals connected to GND via 100 Ohm (or 200 Ohm) resistor when&amp;nbsp;I power down the SERDES?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Ane&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 07 May 2019 12:13:38 GMT</pubDate>
    <dc:creator>airazusta</dc:creator>
    <dc:date>2019-05-07T12:13:38Z</dc:date>
    <item>
      <title>MPC8315E - PCIe interface</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8315E-PCIe-interface/m-p/903224#M2820</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I was wondering how I should disable/enable the SerDes PCIe interface of the MPC8315E via SW.&amp;nbsp; Would be enough to configure SDPD bit of SRDSCR0 register to '1' (Block power down) for disable it?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;And should I also make any change in HW? For example, following the application note AN3438, it says that SD_IMP_CAL_TX signal has to be connected to GND using a 100R precision resistor when the interface is used, but&amp;nbsp;when not used it has to be connected to 1V. If I disable the PCIe interface via SW, can SD_IMP_CAL_TX signal still be connected to the 100R resistor?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks in advance!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Ane&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 07 May 2019 07:31:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8315E-PCIe-interface/m-p/903224#M2820</guid>
      <dc:creator>airazusta</dc:creator>
      <dc:date>2019-05-07T07:31:18Z</dc:date>
    </item>
    <item>
      <title>Re: MPC8315E - PCIe interface</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8315E-PCIe-interface/m-p/903225#M2821</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes, setting of SRDSCR0[24] bit is enough for powering down (disabling) entire SERDES from SW point of view.&lt;/P&gt;&lt;P&gt;Yes, if SERDES is not used, you can connect both SD_IMP_CAL_TX (and SD_IMP_CAL_RX) to 1V via 100 Ohm resistors.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Bulat&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 07 May 2019 11:12:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8315E-PCIe-interface/m-p/903225#M2821</guid>
      <dc:creator>Bulat</dc:creator>
      <dc:date>2019-05-07T11:12:37Z</dc:date>
    </item>
    <item>
      <title>Re: MPC8315E - PCIe interface</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8315E-PCIe-interface/m-p/903226#M2822</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you for answering Bulat!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;And&amp;nbsp;would it be ok if I&amp;nbsp;leave both calibration signals connected to GND via 100 Ohm (or 200 Ohm) resistor when&amp;nbsp;I power down the SERDES?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Ane&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 07 May 2019 12:13:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8315E-PCIe-interface/m-p/903226#M2822</guid>
      <dc:creator>airazusta</dc:creator>
      <dc:date>2019-05-07T12:13:38Z</dc:date>
    </item>
    <item>
      <title>Re: MPC8315E - PCIe interface</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8315E-PCIe-interface/m-p/903227#M2823</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I believe it will be ok. Side effect is that grounded resistors could cause additional unnecessary power consumption.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Bulat&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 08 May 2019 01:45:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8315E-PCIe-interface/m-p/903227#M2823</guid>
      <dc:creator>Bulat</dc:creator>
      <dc:date>2019-05-08T01:45:45Z</dc:date>
    </item>
  </channel>
</rss>

