<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Which clock to use for tDISKEW calculation in PowerQUICC Processors</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/Which-clock-to-use-for-tDISKEW-calculation/m-p/871925#M2707</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am investigating an interface between the MPC8308&amp;nbsp; and a&amp;nbsp; 532MT/s DDR2 RAM and I would like to calculate the the total amount of allowed skew from MDQS to a corresponding MDQ signals tDISKEW.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The document MPC8308 PowerQUICC II Pro, Processor Hardware Specification&lt;BR /&gt; Document Number: MPC8308EC, Rev. 4, 12/2014&lt;/P&gt;&lt;P&gt;gives on page 11 a formular to calculate tDISKEW from a clock periode and the controller skew (see attached screenshot). However, it is not mentioned whick clock periode shall be used. Is it the MCK clock periode which in my case would be T=1/133MHz giving a tDISKEW of approx. +/-1ns? &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 06 Mar 2019 08:32:06 GMT</pubDate>
    <dc:creator>creinhold</dc:creator>
    <dc:date>2019-03-06T08:32:06Z</dc:date>
    <item>
      <title>Which clock to use for tDISKEW calculation</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/Which-clock-to-use-for-tDISKEW-calculation/m-p/871925#M2707</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am investigating an interface between the MPC8308&amp;nbsp; and a&amp;nbsp; 532MT/s DDR2 RAM and I would like to calculate the the total amount of allowed skew from MDQS to a corresponding MDQ signals tDISKEW.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The document MPC8308 PowerQUICC II Pro, Processor Hardware Specification&lt;BR /&gt; Document Number: MPC8308EC, Rev. 4, 12/2014&lt;/P&gt;&lt;P&gt;gives on page 11 a formular to calculate tDISKEW from a clock periode and the controller skew (see attached screenshot). However, it is not mentioned whick clock periode shall be used. Is it the MCK clock periode which in my case would be T=1/133MHz giving a tDISKEW of approx. +/-1ns? &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 06 Mar 2019 08:32:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/Which-clock-to-use-for-tDISKEW-calculation/m-p/871925#M2707</guid>
      <dc:creator>creinhold</dc:creator>
      <dc:date>2019-03-06T08:32:06Z</dc:date>
    </item>
    <item>
      <title>Re: Which clock to use for tDISKEW calculation</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/Which-clock-to-use-for-tDISKEW-calculation/m-p/871926#M2708</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;You are right, it means MCK clock period. tDISKEW is -1ns (min) to +1ns (max).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Bulat&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 06 Mar 2019 10:56:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/Which-clock-to-use-for-tDISKEW-calculation/m-p/871926#M2708</guid>
      <dc:creator>Bulat</dc:creator>
      <dc:date>2019-03-06T10:56:13Z</dc:date>
    </item>
  </channel>
</rss>

