<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC Processors中的主题 Re: How is MPC8309 SPMR initialised after hardware reset?</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/How-is-MPC8309-SPMR-initialised-after-hardware-reset/m-p/801519#M2483</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks Serguei.&amp;nbsp; Just to check I understood your answer: would it be true to say that if the RCWLR does not change between power-on reset and hard reset, the SPMR value will not change either?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 01 Aug 2018 10:06:27 GMT</pubDate>
    <dc:creator>ianwillats</dc:creator>
    <dc:date>2018-08-01T10:06:27Z</dc:date>
    <item>
      <title>How is MPC8309 SPMR initialised after hardware reset?</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/How-is-MPC8309-SPMR-initialised-after-hardware-reset/m-p/801517#M2481</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The MPC8309 Reference Manual (Rev. 2) section 4.5.2.1, &lt;EM&gt;System PLL Mode Register (SPMR)&lt;/EM&gt; states:&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;It obtains its values according to the reset configuration input signal and&lt;BR /&gt;the reset configuration word low loaded during the reset flow. Note that this register is updated only during&lt;BR /&gt;a power-on reset sequence and not by a hard reset sequence. It may hold values different than those in the&lt;BR /&gt;RCWLR after a a hard reset sequence.&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;The register is also documented as being read-only.&lt;/P&gt;&lt;P&gt;Please clarify how the register is (re-)initialised after a hardware reset.&amp;nbsp; Under what circumstances might it have values different to those in the RCWLR, and what is the impact of any such changes?&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Ian&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 31 Jul 2018 13:54:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/How-is-MPC8309-SPMR-initialised-after-hardware-reset/m-p/801517#M2481</guid>
      <dc:creator>ianwillats</dc:creator>
      <dc:date>2018-07-31T13:54:17Z</dc:date>
    </item>
    <item>
      <title>Re: How is MPC8309 SPMR initialised after hardware reset?</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/How-is-MPC8309-SPMR-initialised-after-hardware-reset/m-p/801518#M2482</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Although the configuration reset words are loaded during hard reset flows, the clocks and PLL modes are reset only when PORESET is asserted during a power-on reset flow (see Table 4-4. Reset Actions in the manual). The values of fields in the reset configuration words registers (RCWLR and RCWHR) reflect their state during the hard reset flow. The SPMR obtains its values only during a power-on reset sequence and not by a hard reset sequence. As result it may hold values different than those in the RCWLR after a a hard reset sequence.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 01 Aug 2018 09:35:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/How-is-MPC8309-SPMR-initialised-after-hardware-reset/m-p/801518#M2482</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2018-08-01T09:35:09Z</dc:date>
    </item>
    <item>
      <title>Re: How is MPC8309 SPMR initialised after hardware reset?</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/How-is-MPC8309-SPMR-initialised-after-hardware-reset/m-p/801519#M2483</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks Serguei.&amp;nbsp; Just to check I understood your answer: would it be true to say that if the RCWLR does not change between power-on reset and hard reset, the SPMR value will not change either?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 01 Aug 2018 10:06:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/How-is-MPC8309-SPMR-initialised-after-hardware-reset/m-p/801519#M2483</guid>
      <dc:creator>ianwillats</dc:creator>
      <dc:date>2018-08-01T10:06:27Z</dc:date>
    </item>
    <item>
      <title>Re: How is MPC8309 SPMR initialised after hardware reset?</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/How-is-MPC8309-SPMR-initialised-after-hardware-reset/m-p/801520#M2484</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes, it is true.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 01 Aug 2018 14:57:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/How-is-MPC8309-SPMR-initialised-after-hardware-reset/m-p/801520#M2484</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2018-08-01T14:57:09Z</dc:date>
    </item>
  </channel>
</rss>

