<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC ProcessorsのトピックRe: MPC8321 1200 Baud Rate Issue</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8321-1200-Baud-Rate-Issue/m-p/688530#M2147</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12.0pt;"&gt;I do not see your BRGCx[EXTC], BRGCx [DIV16], BRGCx[CD] and GUMR_L[TDCR] settings. &lt;SPAN style="font-size: 12.0pt;"&gt;. Maximum the BRGCLK to baud rate divider is 16*4096*32.&lt;/SPAN&gt; &lt;SPAN style="font-size: 12.0pt;"&gt;&amp;nbsp;&lt;/SPAN&gt; For BRGCLK = 83.33MHz&amp;nbsp; please check that BRGCx[EXTC]=0, BRGCx [DIV16]=1, BRGCx[CD]=270 and GUMR_L[TDCR]=0b10 &amp;nbsp;(16x clock mode - normally chosen for UART). If it is possible please check also BRG output clock frequency on the corresponding BRGO pin for these settings.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 01 Aug 2017 12:03:57 GMT</pubDate>
    <dc:creator>r8070z</dc:creator>
    <dc:date>2017-08-01T12:03:57Z</dc:date>
    <item>
      <title>MPC8321 1200 Baud Rate Issue</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8321-1200-Baud-Rate-Issue/m-p/688529#M2146</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi ,We have MPC8321 processor in PCI Agent mode with 33 MHz input clock,we are trying to achieve UCC UART communication with baud rate of 1200.Our BRGCLK is set to &lt;EM&gt;83.33 MHz&lt;/EM&gt;.Although in the &lt;STRONG&gt;&lt;EM&gt;BRGCx&lt;/EM&gt;&lt;/STRONG&gt; register the value of Clock divider is coming according to the 1200 baud rate we are not able to get the same baud rate when we measure on scope.So we hardcoded the clock divider value to maximum i.e 4096, we achieve a baud rate of 1250.We are able to achieve&amp;nbsp; all other baud rates with same clock.&lt;/P&gt;&lt;P&gt;Formula used to calculate Clock Divider:&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Async Baud Rate = &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;BRGCLK or External Clock Source&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;-----------------------------------------------------------------------------------------------------------------------------&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;( Prescale Divider ) • ( Clock Divider + 1 ) • ( Sampling Rate )&lt;/STRONG&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 31 Jul 2017 11:07:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8321-1200-Baud-Rate-Issue/m-p/688529#M2146</guid>
      <dc:creator>yutiamonkar</dc:creator>
      <dc:date>2017-07-31T11:07:21Z</dc:date>
    </item>
    <item>
      <title>Re: MPC8321 1200 Baud Rate Issue</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8321-1200-Baud-Rate-Issue/m-p/688530#M2147</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12.0pt;"&gt;I do not see your BRGCx[EXTC], BRGCx [DIV16], BRGCx[CD] and GUMR_L[TDCR] settings. &lt;SPAN style="font-size: 12.0pt;"&gt;. Maximum the BRGCLK to baud rate divider is 16*4096*32.&lt;/SPAN&gt; &lt;SPAN style="font-size: 12.0pt;"&gt;&amp;nbsp;&lt;/SPAN&gt; For BRGCLK = 83.33MHz&amp;nbsp; please check that BRGCx[EXTC]=0, BRGCx [DIV16]=1, BRGCx[CD]=270 and GUMR_L[TDCR]=0b10 &amp;nbsp;(16x clock mode - normally chosen for UART). If it is possible please check also BRG output clock frequency on the corresponding BRGO pin for these settings.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 01 Aug 2017 12:03:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8321-1200-Baud-Rate-Issue/m-p/688530#M2147</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2017-08-01T12:03:57Z</dc:date>
    </item>
  </channel>
</rss>

