<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC ProcessorsのトピックRe: Linux Driver for QE UMCC</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/Linux-Driver-for-QE-UMCC/m-p/635374#M1838</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Pavel,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your answer, we are aware of fsl_ucc_hdlc driver, the question is not regarding ucc hdlc driver.&lt;/P&gt;&lt;P&gt;We are planning to use umcc (replacement for mcc in T1040 QuiccEngine) for implementing 8 independent 2Mbps&lt;/P&gt;&lt;P&gt;TDM lines using UMCC and one of the available TDMs (TDMA or TDMB).&lt;/P&gt;&lt;P&gt;Current kernel QE support (drivers/soc/fsl/qe) already provides interface (examples) for configuring some of the QE subsystems (UCC slow, tdm, muram, also there is ucc_uart driver avilable) but there is no interface (example) for using UMCC.&lt;/P&gt;&lt;P&gt;So this specific question is related exactly to UMCC usage and current Kernel support availability.&lt;/P&gt;&lt;P&gt;It would be of help if any kind of PoC kernel driver, or configuration example in any other form is available beside&lt;/P&gt;&lt;P&gt;what is described in QE documentation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Aleksandar&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 16 Mar 2017 23:50:22 GMT</pubDate>
    <dc:creator>aleksandargeras</dc:creator>
    <dc:date>2017-03-16T23:50:22Z</dc:date>
    <item>
      <title>Linux Driver for QE UMCC</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/Linux-Driver-for-QE-UMCC/m-p/635372#M1836</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We are currently working on a product based on T1040, and we are planning to use QE UMCC for implementing TDM link.&lt;/P&gt;&lt;P&gt;We are estimating needed effort for implementing this in Linux Kernel, so far we have seen that there is no available UMCC driver.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;So our question is:&lt;/P&gt;&lt;P&gt;Is there currently publicly available Linux Kernel driver that uses UMCC functionality, or is there a plan in near future such a driver to be available?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Aleksandar&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 09 Mar 2017 11:57:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/Linux-Driver-for-QE-UMCC/m-p/635372#M1836</guid>
      <dc:creator>aleksandargeras</dc:creator>
      <dc:date>2017-03-09T11:57:49Z</dc:date>
    </item>
    <item>
      <title>Re: Linux Driver for QE UMCC</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/Linux-Driver-for-QE-UMCC/m-p/635373#M1837</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;Use SDK 2.0 for the T1040 board. Look at kernel menu configuration from this SDK.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;Device Drivers&amp;nbsp; ---&amp;gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;[*] Wan interfaces support&amp;nbsp; ---&amp;gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;&amp;lt;*&amp;gt;&amp;nbsp;&amp;nbsp; Generic HDLC layer&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;&amp;lt;*&amp;gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Freescale QUICC Engine HDLC support&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Pavel Chubakov&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Mar 2017 12:29:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/Linux-Driver-for-QE-UMCC/m-p/635373#M1837</guid>
      <dc:creator>Pavel</dc:creator>
      <dc:date>2017-03-15T12:29:32Z</dc:date>
    </item>
    <item>
      <title>Re: Linux Driver for QE UMCC</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/Linux-Driver-for-QE-UMCC/m-p/635374#M1838</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Pavel,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your answer, we are aware of fsl_ucc_hdlc driver, the question is not regarding ucc hdlc driver.&lt;/P&gt;&lt;P&gt;We are planning to use umcc (replacement for mcc in T1040 QuiccEngine) for implementing 8 independent 2Mbps&lt;/P&gt;&lt;P&gt;TDM lines using UMCC and one of the available TDMs (TDMA or TDMB).&lt;/P&gt;&lt;P&gt;Current kernel QE support (drivers/soc/fsl/qe) already provides interface (examples) for configuring some of the QE subsystems (UCC slow, tdm, muram, also there is ucc_uart driver avilable) but there is no interface (example) for using UMCC.&lt;/P&gt;&lt;P&gt;So this specific question is related exactly to UMCC usage and current Kernel support availability.&lt;/P&gt;&lt;P&gt;It would be of help if any kind of PoC kernel driver, or configuration example in any other form is available beside&lt;/P&gt;&lt;P&gt;what is described in QE documentation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Aleksandar&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Mar 2017 23:50:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/Linux-Driver-for-QE-UMCC/m-p/635374#M1838</guid>
      <dc:creator>aleksandargeras</dc:creator>
      <dc:date>2017-03-16T23:50:22Z</dc:date>
    </item>
    <item>
      <title>Re: Linux Driver for QE UMCC</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/Linux-Driver-for-QE-UMCC/m-p/635375#M1839</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Aleksandar,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;How did you do with this project?&amp;nbsp; I'm doing the same now for VxWorks. I think I have most of the UMCC/SI/TDM figured out for my application except for the commands to the UMCC through the CECR register.&amp;nbsp; NXP's discussion about this in the Rev 8 QEIWRM is sparse and seems contradictory.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Ted Friedl&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 29 Nov 2017 21:20:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/Linux-Driver-for-QE-UMCC/m-p/635375#M1839</guid>
      <dc:creator>tedfriedl</dc:creator>
      <dc:date>2017-11-29T21:20:53Z</dc:date>
    </item>
  </channel>
</rss>

