<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic MPC8548E PCIX, PCIe and sRIO in PowerQUICC Processors</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8548E-PCIX-PCIe-and-sRIO/m-p/632772#M1819</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Currently we use the MPC8548E and in our current design we use the PCI-X bus and sRIO (supporting 1.25, 2.5 and 3.125 Gbps).&amp;nbsp; Due to obselecense we are looking at changing one of the PCI-X bus devices with a PCIe device.&amp;nbsp; We would therefore be using the PCI-X bus, PCIe bus and sRIO.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Looking at the documentation, this is possible by restricting both the sRIO and PCIe to x4 at a rate of 2.5Gbps.&amp;nbsp; Is this correct?&amp;nbsp; Are there any other issues I should be aware of when running PCI-X, PCIe and sRIO together. I just wanted to double check this before we respin the board.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 13 Oct 2016 09:39:48 GMT</pubDate>
    <dc:creator>Des</dc:creator>
    <dc:date>2016-10-13T09:39:48Z</dc:date>
    <item>
      <title>MPC8548E PCIX, PCIe and sRIO</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8548E-PCIX-PCIe-and-sRIO/m-p/632772#M1819</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Currently we use the MPC8548E and in our current design we use the PCI-X bus and sRIO (supporting 1.25, 2.5 and 3.125 Gbps).&amp;nbsp; Due to obselecense we are looking at changing one of the PCI-X bus devices with a PCIe device.&amp;nbsp; We would therefore be using the PCI-X bus, PCIe bus and sRIO.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Looking at the documentation, this is possible by restricting both the sRIO and PCIe to x4 at a rate of 2.5Gbps.&amp;nbsp; Is this correct?&amp;nbsp; Are there any other issues I should be aware of when running PCI-X, PCIe and sRIO together. I just wanted to double check this before we respin the board.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 13 Oct 2016 09:39:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8548E-PCIX-PCIe-and-sRIO/m-p/632772#M1819</guid>
      <dc:creator>Des</dc:creator>
      <dc:date>2016-10-13T09:39:48Z</dc:date>
    </item>
    <item>
      <title>Re: MPC8548E PCIX, PCIe and sRIO</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8548E-PCIX-PCIe-and-sRIO/m-p/632773#M1820</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Your understanding is correct.&lt;/P&gt;&lt;P&gt;There are no other issues.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 22 Oct 2016 03:59:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC8548E-PCIX-PCIe-and-sRIO/m-p/632773#M1820</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2016-10-22T03:59:12Z</dc:date>
    </item>
  </channel>
</rss>

