<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic MPC860 Memory Addressing in PowerQUICC Processors</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC860-Memory-Addressing/m-p/556456#M1580</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P style="margin-top: 0.357143em; font-size: 14px; color: #222222; font-family: verdana, arial, helvetica, sans-serif;"&gt;deleted&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 22 Jun 2016 00:26:42 GMT</pubDate>
    <dc:creator>ninjahipster</dc:creator>
    <dc:date>2016-06-22T00:26:42Z</dc:date>
    <item>
      <title>MPC860 Memory Addressing</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC860-Memory-Addressing/m-p/556456#M1580</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P style="margin-top: 0.357143em; font-size: 14px; color: #222222; font-family: verdana, arial, helvetica, sans-serif;"&gt;deleted&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Jun 2016 00:26:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC860-Memory-Addressing/m-p/556456#M1580</guid>
      <dc:creator>ninjahipster</dc:creator>
      <dc:date>2016-06-22T00:26:42Z</dc:date>
    </item>
    <item>
      <title>Re: MPC860 Memory Addressing</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC860-Memory-Addressing/m-p/556457#M1581</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P class="xmsonormal" style="margin-bottom: .0001pt; background: white;"&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;Use Appendix A of the MPCFPE32B.pdf file or Appendix B of the MPC823UM.pdf file.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="xmsonormal" style="margin-bottom: .0001pt; background: white;"&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;These files can be loaded using the following links:&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="xmsonormal" style="margin-bottom: .0001pt; background: white;"&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fcache.nxp.com%2Ffiles%2Fproduct%2Fdoc%2FMPCFPE32B.pdf%3Ffsrch%3D1%26sr%3D1%26pageNum%3D1" rel="nofollow" target="_blank"&gt;http://cache.nxp.com/files/product/doc/MPCFPE32B.pdf?fsrch=1&amp;amp;sr=1&amp;amp;pageNum=1&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="xmsonormal" style="margin-bottom: .0001pt; background: white;"&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fcache.nxp.com%2Ffiles%2Fproduct%2Fdoc%2FMPC823UM.pdf%3Ffsrch%3D1%26sr%3D1%26pageNum%3D1" rel="nofollow" target="_blank"&gt;http://cache.nxp.com/files/product/doc/MPC823UM.pdf?fsrch=1&amp;amp;sr=1&amp;amp;pageNum=1&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="xmsonormal"&gt;&lt;/P&gt;&lt;P class="xmsonormal" style="margin-bottom: .0001pt; background: white;"&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;The "lis" instruction is equivalent to addis rD,0,value instruction.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;Definition: &lt;/SPAN&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;Add Immediate Shifted&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;Operation: &lt;/SPAN&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;if rA = 0 then rD " EXTS(SIMM || (16)0)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;else rD " (rA) + EXTS(SIMM || (16)0)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;Description: &lt;/SPAN&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;The sum (rA|0) + (SIMM || 0x0000) is placed into rD.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;The addis instruction is preferred for addition because it sets few status bits. Note that addis uses the value 0, not the contents of GPR0, if rA = 0.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Pavel Chubakov&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Jun 2016 06:41:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC860-Memory-Addressing/m-p/556457#M1581</guid>
      <dc:creator>Pavel</dc:creator>
      <dc:date>2016-06-22T06:41:11Z</dc:date>
    </item>
    <item>
      <title>Re: MPC860 Memory Addressing</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/MPC860-Memory-Addressing/m-p/556458#M1582</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;deleted&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Jun 2016 13:53:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/MPC860-Memory-Addressing/m-p/556458#M1582</guid>
      <dc:creator>ninjahipster</dc:creator>
      <dc:date>2016-06-22T13:53:54Z</dc:date>
    </item>
  </channel>
</rss>

