<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>PowerQUICC Processorsのトピック PowerQuicc Processor MPC8548  DDR2 Controller</title>
    <link>https://community.nxp.com/t5/PowerQUICC-Processors/PowerQuicc-Processor-MPC8548-DDR2-Controller/m-p/394016#M1010</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We are using PowerQuicc Processor MPC8548 with micron DDR2 MT47H32M16 (64 bits) running at 667 MT/S. Does Freescale provide standard register settings for the DDR2 Controller&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 24 Aug 2015 18:09:09 GMT</pubDate>
    <dc:creator>raymot</dc:creator>
    <dc:date>2015-08-24T18:09:09Z</dc:date>
    <item>
      <title>PowerQuicc Processor MPC8548  DDR2 Controller</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/PowerQuicc-Processor-MPC8548-DDR2-Controller/m-p/394016#M1010</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We are using PowerQuicc Processor MPC8548 with micron DDR2 MT47H32M16 (64 bits) running at 667 MT/S. Does Freescale provide standard register settings for the DDR2 Controller&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 24 Aug 2015 18:09:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/PowerQuicc-Processor-MPC8548-DDR2-Controller/m-p/394016#M1010</guid>
      <dc:creator>raymot</dc:creator>
      <dc:date>2015-08-24T18:09:09Z</dc:date>
    </item>
    <item>
      <title>Re:  PowerQuicc Processor MPC8548  DDR2 Controller</title>
      <link>https://community.nxp.com/t5/PowerQUICC-Processors/PowerQuicc-Processor-MPC8548-DDR2-Controller/m-p/394017#M1011</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Following settings are used on the MPC8548CDS board, you can use these as a reference:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;# CS0_BNDS&lt;/P&gt;&lt;P&gt;writemem.l 0x40002000 0x0000000f ; DDR CS0&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;# CS0_CONFIG&lt;/P&gt;&lt;P&gt;writemem.l 0x40002080 0x80010102&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;# TIMING_CFG_0&lt;/P&gt;&lt;P&gt;writemem.l&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x40002104 0x00260802&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;# TIMING_CFG_1&lt;/P&gt;&lt;P&gt;writemem.l&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x40002108 0x39397322&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;# TIMING_CFG_2&lt;/P&gt;&lt;P&gt;writemem.l&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x4000210C 0x04a04cc8&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;# DDR_SDRAM_MODE&lt;/P&gt;&lt;P&gt;writemem.l&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x40002118 0x00400452&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;# DDR_SDRAM_INTERVAL&lt;/P&gt;&lt;P&gt;writemem.l&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x40002124 0x06090100&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;# DDR_SDRAM_CFG2&lt;/P&gt;&lt;P&gt;writemem.l&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x40002114 0x04400000&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;# DDR_SDRAM_CLK_CNTL&lt;/P&gt;&lt;P&gt;writemem.l&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x40002130 0x03800000&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;# DDR_SDRAM_CFG&lt;/P&gt;&lt;P&gt;writemem.l&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x40002110 0xc3008000&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Bulat&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 25 Aug 2015 12:46:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/PowerQUICC-Processors/PowerQuicc-Processor-MPC8548-DDR2-Controller/m-p/394017#M1011</guid>
      <dc:creator>Bulat</dc:creator>
      <dc:date>2015-08-25T12:46:38Z</dc:date>
    </item>
  </channel>
</rss>

