<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Processor Expert SoftwareのトピックRe: LS1028A 4port SGMII VSC8504</title>
    <link>https://community.nxp.com/t5/Processor-Expert-Software/LS1028A-4port-SGMII-VSC8504/m-p/1570256#M5365</link>
    <description>&lt;P&gt;it's solved&lt;/P&gt;&lt;P&gt;thanks&lt;/P&gt;</description>
    <pubDate>Thu, 15 Dec 2022 07:57:54 GMT</pubDate>
    <dc:creator>junghunsung</dc:creator>
    <dc:date>2022-12-15T07:57:54Z</dc:date>
    <item>
      <title>LS1028A 4port SGMII VSC8504</title>
      <link>https://community.nxp.com/t5/Processor-Expert-Software/LS1028A-4port-SGMII-VSC8504/m-p/1569428#M5361</link>
      <description>&lt;P&gt;Dear NXP experts.&lt;/P&gt;&lt;P&gt;I developing the custom board based on ls1028ardb board&lt;/P&gt;&lt;P&gt;and attached vsc8504 phy to ls1028a cpu.&lt;/P&gt;&lt;P&gt;the vsc8504 phy uboot driver is added on uboot/drivers/net/phy/vitesse.c&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;lt;figure1&amp;gt; is block diagram, how to connect vsc8504 to cpu&lt;/P&gt;&lt;P&gt;&amp;lt;figure 1&amp;gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="junghunsung_0-1670996556427.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/204312i30FB0E60C047C921/image-size/medium?v=v2&amp;amp;px=400" role="button" title="junghunsung_0-1670996556427.png" alt="junghunsung_0-1670996556427.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;and ping test on uboot,&lt;/P&gt;&lt;P&gt;&amp;lt;figure2&amp;gt; is test configuration&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="junghunsung_3-1671001429344.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/204319iE5E90AC6612FC484/image-size/medium?v=v2&amp;amp;px=400" role="button" title="junghunsung_3-1671001429344.png" alt="junghunsung_3-1671001429344.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Runnnig Wireshark on PC Side.&lt;/P&gt;&lt;P&gt;the custom board arp request packet is captured by wireshark&amp;nbsp;&lt;/P&gt;&lt;P&gt;and pc send reply packet, but custom board can't receive the reply&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="junghunsung_2-1671000627423.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/204317i729D183E59F5BCFD/image-size/medium?v=v2&amp;amp;px=400" role="button" title="junghunsung_2-1671000627423.png" alt="junghunsung_2-1671000627423.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;but sometimes&amp;nbsp; can receive about once in a hundred&lt;/P&gt;&lt;P&gt;Please refer and feedback.&lt;/P&gt;&lt;P&gt;what i should do?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;===================== RCW ==========================&lt;/P&gt;&lt;P&gt;CLK_OUT_PMUX=0&lt;BR /&gt;63 ASLEEP_PMUX=0&lt;BR /&gt;64 RESET_REQ_PMUX=0&lt;BR /&gt;65 IIC1_PMUX=0&lt;BR /&gt;66 HOST_AGT_PEX1=0&lt;BR /&gt;67 HOST_AGT_PEX2=0&lt;BR /&gt;68 GP_INFO=0&lt;BR /&gt;69 EC1_SAI4_5_PMUX=0x1&lt;BR /&gt;70 EC1_SAI3_6_PMUX=0x1&lt;BR /&gt;71 USB_DRVVBUS_PMUX=1&lt;BR /&gt;72 USB_PWRFAULT_PMUX=1&lt;BR /&gt;73 USB3_CLK_FSEL=0x27&lt;BR /&gt;74 ENETC_RCW=0x3&lt;BR /&gt;75 SPI3_PMUX=0x1&lt;BR /&gt;76 GTX_CLK125_PMUX=1&lt;BR /&gt;77 SRDS_PLL_PD_PLL1=0&lt;BR /&gt;78 SRDS_PLL_PD_PLL2=1&lt;BR /&gt;79 /*&lt;BR /&gt;80 *SRDS_PRTCL_S1_L0=0x9&lt;BR /&gt;81 *SRDS_PRTCL_S1_L1=0x9&lt;BR /&gt;82 *SRDS_PRTCL_S1_L2=0x9&lt;BR /&gt;83 *SRDS_PRTCL_S1_L3=0x9&lt;BR /&gt;84 */&lt;BR /&gt;85 SRDS_PRTCL_S1_L0=9&lt;BR /&gt;86 SRDS_PRTCL_S1_L1=9&lt;BR /&gt;87 SRDS_PRTCL_S1_L2=9&lt;BR /&gt;88 SRDS_PRTCL_S1_L3=9&lt;BR /&gt;89 SRDS_PLL_REF_CLK_SEL_S1=0&lt;BR /&gt;90 SRDS_S1_REFCLK_SRC_SEL=0&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;===================== DTS ==========================&lt;/P&gt;&lt;P&gt;150 &amp;amp;mscc_felix_port0 {&lt;BR /&gt;151 label = "swp0";&lt;BR /&gt;152 phy-handle = &amp;lt;&amp;amp;sw_phy0&amp;gt;;&lt;BR /&gt;153 phy-mode = "sgmii";&lt;BR /&gt;154 status = "okay";&lt;BR /&gt;155 managed = "in-band-status";&lt;BR /&gt;156 };&lt;BR /&gt;157&lt;BR /&gt;158 &amp;amp;mscc_felix_port1 {&lt;BR /&gt;159 label = "swp1";&lt;BR /&gt;160 phy-handle = &amp;lt;&amp;amp;sw_phy1&amp;gt;;&lt;BR /&gt;161 phy-mode = "sgmii";&lt;BR /&gt;162 status = "okay";&lt;BR /&gt;163 managed = "in-band-status";&lt;BR /&gt;164 };&lt;BR /&gt;165&lt;BR /&gt;166 &amp;amp;mscc_felix_port2 {&lt;BR /&gt;167 label = "swp2";&lt;BR /&gt;168 phy-handle = &amp;lt;&amp;amp;sw_phy2&amp;gt;;&lt;BR /&gt;169 phy-mode = "sgmii";&lt;BR /&gt;170 status = "okay";&lt;BR /&gt;171 managed = "in-band-status";&lt;BR /&gt;172 };&lt;BR /&gt;173&lt;BR /&gt;174 &amp;amp;mscc_felix_port3 {&lt;BR /&gt;175 label = "swp3";&lt;BR /&gt;176 phy-handle = &amp;lt;&amp;amp;sw_phy3&amp;gt;;&lt;BR /&gt;177 phy-mode = "sgmii";&lt;BR /&gt;178 status = "okay";&lt;BR /&gt;179 managed = "in-band-status";&lt;BR /&gt;180 };&lt;BR /&gt;181&lt;BR /&gt;182 &amp;amp;mscc_felix_port4 {&lt;BR /&gt;183 ethernet = &amp;lt;&amp;amp;enetc2&amp;gt;;&lt;BR /&gt;184 status = "okay";&lt;BR /&gt;185 };&lt;BR /&gt;186&lt;BR /&gt;187 &amp;amp;mdio0 {&lt;BR /&gt;188 status = "okay";&lt;BR /&gt;189 /*&lt;BR /&gt;190 rdb_phy0: phy0 {&lt;BR /&gt;191 reg = &amp;lt;0&amp;gt;;&lt;BR /&gt;192 };&lt;BR /&gt;193 */&lt;BR /&gt;194 /* VSC8504 QSGMII PHY */&lt;BR /&gt;195 sw_phy0: phy@10 {&lt;BR /&gt;196 reg = &amp;lt;0x10&amp;gt;;&lt;BR /&gt;197 };&lt;BR /&gt;198 sw_phy1: phy@11 {&lt;BR /&gt;199 reg = &amp;lt;0x11&amp;gt;;&lt;BR /&gt;200 };&lt;BR /&gt;201&lt;BR /&gt;202 sw_phy2: phy@12 {&lt;BR /&gt;203 reg = &amp;lt;0x12&amp;gt;;&lt;BR /&gt;204 };&lt;BR /&gt;205&lt;BR /&gt;206 sw_phy3: phy@13 {&lt;BR /&gt;207 reg = &amp;lt;0x13&amp;gt;;&lt;BR /&gt;208 };&lt;BR /&gt;209 };&lt;/P&gt;</description>
      <pubDate>Wed, 14 Dec 2022 07:08:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Processor-Expert-Software/LS1028A-4port-SGMII-VSC8504/m-p/1569428#M5361</guid>
      <dc:creator>junghunsung</dc:creator>
      <dc:date>2022-12-14T07:08:14Z</dc:date>
    </item>
    <item>
      <title>Re: LS1028A 4port SGMII VSC8504</title>
      <link>https://community.nxp.com/t5/Processor-Expert-Software/LS1028A-4port-SGMII-VSC8504/m-p/1570256#M5365</link>
      <description>&lt;P&gt;it's solved&lt;/P&gt;&lt;P&gt;thanks&lt;/P&gt;</description>
      <pubDate>Thu, 15 Dec 2022 07:57:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Processor-Expert-Software/LS1028A-4port-SGMII-VSC8504/m-p/1570256#M5365</guid>
      <dc:creator>junghunsung</dc:creator>
      <dc:date>2022-12-15T07:57:54Z</dc:date>
    </item>
  </channel>
</rss>

