<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Processor Expert Software中的主题 Re: Incorrect behavior for FIRC Fast IRC Regulator settings in Processor Expert ?</title>
    <link>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985930#M4418</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Robin,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;I checked with Segger j-Link debugger, I have FIRCREGOFF = 0 (=FIRC Regulator is enabled) when "Fast IRC Regulator" is unchecked in PE&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;SPAN&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/95843i14BA86B15E6F8296/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;SPAN&gt;Best Regards,&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;SPAN&gt;Ciprian&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 06 Dec 2019 08:30:56 GMT</pubDate>
    <dc:creator>cipriansalagean</dc:creator>
    <dc:date>2019-12-06T08:30:56Z</dc:date>
    <item>
      <title>Incorrect behavior for FIRC Fast IRC Regulator settings in Processor Expert ?</title>
      <link>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985927#M4415</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When "Fast IRC Regulator" check box is checked (in below figure the checkbox is not checked) bit "&lt;SPAN style="font-size: 11.0pt;"&gt;FIRCREGOFF" from register "FIRCCSR" in System Clock Generator (SCG) module is SET (=1). That means the regulator is OFF.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;This seems to be in the opposition with the description of the tool-tip (below image).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;&lt;SPAN style="font-size: 11pt;"&gt;To have the&amp;nbsp;FIRCREGOFF bit to 0 (FIRC&lt;/SPAN&gt; &lt;SPAN style="font-size: 14.6667px;"&gt;Regulator&lt;/SPAN&gt;&lt;SPAN style="font-size: 11pt;"&gt;&amp;nbsp;enabled) I have to un-&lt;/SPAN&gt;&lt;SPAN style="font-size: 14.6667px;"&gt;check&lt;/SPAN&gt;&lt;SPAN style="font-size: 11pt;"&gt;&amp;nbsp;the box (like is below).&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/95458i253B090AD6357D7B/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I use&amp;nbsp; S32 Design Studio for ARM, Version 2018.R1,&amp;nbsp;Build id: 180815&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I hope this helps.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Ciprian Salageanu&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;H1 class=""&gt;&lt;/H1&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 28 Nov 2019 15:33:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985927#M4415</guid>
      <dc:creator>cipriansalagean</dc:creator>
      <dc:date>2019-11-28T15:33:12Z</dc:date>
    </item>
    <item>
      <title>Re: Incorrect behavior for FIRC Fast IRC Regulator settings in Processor Expert ?</title>
      <link>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985928#M4416</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Ciprian Salageanu,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for the report!&lt;/P&gt;&lt;P&gt;Seems that the "Fast IRC Regulator" check box should rename to "Fast IRC Regulator Enable".(The description of Processor Expert is correct.)&lt;BR /&gt;I try to debug it, the Processor Expert configure the correct value for FIRCREGOFF bit.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="Fast IRC Regulator Enable.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/95809i07D4FC3C2C63676C/image-size/large?v=v2&amp;amp;px=999" role="button" title="Fast IRC Regulator Enable.png" alt="Fast IRC Regulator Enable.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="regulator false FIRCREGOFF 1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/95573iA9AAEBB1FEB67EC0/image-size/large?v=v2&amp;amp;px=999" role="button" title="regulator false FIRCREGOFF 1.png" alt="regulator false FIRCREGOFF 1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; font-size: 14px;"&gt;Best Regards,&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; font-size: 14px;"&gt;Robin&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; font-size: 14px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; font-size: 14px;"&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 06 Dec 2019 03:02:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985928#M4416</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2019-12-06T03:02:02Z</dc:date>
    </item>
    <item>
      <title>Re: Incorrect behavior for FIRC Fast IRC Regulator settings in Processor Expert ?</title>
      <link>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985929#M4417</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Robin,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Thanks for answer.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;My MCU is S32K116, fordebug I use iSystem WinIdea 9.17.104 and IC500 (blue box) hardware adapter.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;On you side (pictures) looks correct, but on my side FIRCREGOFF=0 if the box is unchecked. Please see below pictures:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;With this settings in PE (box unchecked)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_3.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/95857iB79D3F4446AE67FF/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_3.png" alt="pastedImage_3.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;field FIRCREGOFF = 0&amp;nbsp; =&amp;gt; Fast IRC Regulator is enabled conform with WinIdea debugger&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_5.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/95858iF871DD175B3EE781/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_5.png" alt="pastedImage_5.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Complete screen shot of debugger IDE.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_6.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/95859i08B36866E9013B74/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_6.png" alt="pastedImage_6.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Seems that the Debuggers shows us different values in the FIRCCSR registers. I have one more debugger from other company I can try to see what values get with that one.&lt;/P&gt;&lt;P&gt;Also the micro controller is different on my side.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Ciprian&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 06 Dec 2019 08:11:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985929#M4417</guid>
      <dc:creator>cipriansalagean</dc:creator>
      <dc:date>2019-12-06T08:11:02Z</dc:date>
    </item>
    <item>
      <title>Re: Incorrect behavior for FIRC Fast IRC Regulator settings in Processor Expert ?</title>
      <link>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985930#M4418</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Robin,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;I checked with Segger j-Link debugger, I have FIRCREGOFF = 0 (=FIRC Regulator is enabled) when "Fast IRC Regulator" is unchecked in PE&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;SPAN&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/95843i14BA86B15E6F8296/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;SPAN&gt;Best Regards,&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;SPAN&gt;Ciprian&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 06 Dec 2019 08:30:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985930#M4418</guid>
      <dc:creator>cipriansalagean</dc:creator>
      <dc:date>2019-12-06T08:30:56Z</dc:date>
    </item>
    <item>
      <title>Re: Incorrect behavior for FIRC Fast IRC Regulator settings in Processor Expert ?</title>
      <link>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985931#M4419</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Ciprian,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Thank you for the report, I need to consult it with internal team.&lt;BR /&gt;I have also try to use Segger J Link and P&amp;amp;E Multilink. But the value of FIRCREGOFF seems different on S32K116 and S32K144.&lt;/P&gt;&lt;P&gt;Would you please tell us the mask of your S32K116? I have check the&amp;nbsp;S32K116 _ON96V &lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/arm-microcontrollers/s32k-automotive-mcus/s32k-scalable-microcontrollers-for-automotive-general-purpose-and-and-high-reliability-industrial:S32K?tab=Documentation_Tab"&gt;Errata&lt;/A&gt;,&amp;nbsp;no related bugs found.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; font-size: 14px;"&gt;Best Regards,&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; font-size: 14px;"&gt;Robin&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 10 Dec 2019 02:26:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985931#M4419</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2019-12-10T02:26:28Z</dc:date>
    </item>
    <item>
      <title>Re: Incorrect behavior for FIRC Fast IRC Regulator settings in Processor Expert ?</title>
      <link>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985932#M4420</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Here is the feedback from internal team:&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; padding: 0px;"&gt;Could you please double check and told me which S32K SDK Version you are using?&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; padding: 0px;"&gt;I&amp;nbsp; checked both S32K14x RTM2.0.0(&lt;STRONG style="color: #008000; border: 0px; font-weight: bold; padding: 0px;"&gt;not support S32K11x&lt;/STRONG&gt;) and S32K1xx RTM 3.0.0, they works as expected, no bugs:&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; padding: 0px;"&gt;&lt;STRONG style="border: 0px; font-weight: bold; padding: 0px;"&gt;S32K144&lt;/STRONG&gt;&lt;SPAN style="border: 0px; font-weight: inherit; padding: 0px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit; padding: 0px;"&gt;&amp;nbsp;&lt;/SPAN&gt;FIRC configure tab in Processor Expert&lt;SPAN style="border: 0px; font-weight: inherit; padding: 0px;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN style="color: #3366ff; border: 0px; font-weight: inherit; padding: 0px;"&gt;&lt;EM style="border: 0px; font-weight: inherit; padding: 0px;"&gt;clock_manager&lt;/EM&gt;&lt;SPAN style="border: 0px; font-weight: inherit; padding: 0px;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN style="border: 0px; font-weight: inherit; padding: 0px;"&gt;component(both&amp;nbsp;&lt;/SPAN&gt;&lt;STRONG style="border: 0px; font-weight: bold; padding: 0px;"&gt;S32K1xx RTM 3.0.0&amp;nbsp;&lt;/STRONG&gt;and&amp;nbsp;&lt;STRONG style="border: 0px; font-weight: normal; padding: 0px;"&gt;&lt;STRONG style="border: 0px; font-weight: bold; padding: 0px;"&gt;S32K14x RTM2.0.0&lt;/STRONG&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;are the same&lt;/STRONG&gt;&lt;SPAN style="border: 0px; font-weight: inherit; padding: 0px;"&gt;):&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; padding: 0px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit; padding: 0px;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_11.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/96552i2932A50EBF3E7011/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_11.png" alt="pastedImage_11.png" /&gt;&lt;/span&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; padding: 0px;"&gt;&lt;STRONG style="border: 0px; font-weight: bold; padding: 0px;"&gt;S32K116&lt;/STRONG&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;FIRC configure tab in Processor Expert&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="color: #3366ff; border: 0px; font-weight: inherit; padding: 0px;"&gt;&lt;EM style="border: 0px; font-weight: inherit; padding: 0px;"&gt;clock_manager&lt;/EM&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;component(&lt;STRONG style="border: 0px; font-weight: bold; padding: 0px;"&gt;S32K1xx RTM 3.0.0&lt;/STRONG&gt;):&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; padding: 0px;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/96554i17050FED26362ABA/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; padding: 0px;"&gt;Processor Expert generated codes:&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; padding: 0px;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_3.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/96555i81C641E4B5337BD8/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_3.png" alt="pastedImage_3.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; padding: 0px;"&gt;debug result:&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; padding: 0px;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_2.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/96556i0306027296CE1713/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="border: 0px;"&gt;You can check your SDK Version based on the following table:&lt;/P&gt;&lt;DIV class="" style="border: 0px;"&gt;&lt;TABLE class="jiveBorder" style="color: #333333; border: 1px solid inherit; font-weight: inherit; margin: 0px 0px 10px;"&gt;&lt;TBODY style="border: inherit solid inherit; font-weight: inherit;"&gt;&lt;TR style="border: inherit solid inherit; font-weight: inherit;"&gt;&lt;TD data-cell-id="2031-1563511033704-cell-0-0" style="color: #393939; background-color: #fae220; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="60.000000000000014"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="background-color: transparent; border: 0px; font-weight: bold; font-size: 14px;"&gt;S32K1xx SDK number&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-0-1" style="color: #393939; background-color: #4d80bf; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="127.33333333333334"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="background-color: transparent; border: 0px; font-weight: bold; font-size: 14px;"&gt;SDK Version&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-0-2" style="color: #393939; background-color: #f9963b; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="237.33333333333331"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="background-color: transparent; border: 0px; font-weight: bold; font-size: 14px;"&gt;S32DS IDE patch/updates package&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR style="border: inherit solid inherit; font-weight: inherit;"&gt;&lt;TD data-cell-id="2031-1563511033704-cell-1-0" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="60.000000000000014"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: bold; font-size: 16px;"&gt;SDK_S32K1xx_15&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-1-1" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="127.33333333333334"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;S32K1xx_RTM3.0&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-1-2" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="237.33333333333331"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="color: #949499; border: 0px; font-weight: inherit; font-size: 12px;"&gt;S32DS_ARM_v2018.R1_UP9,10(SR3.0.1) and 11&lt;SPAN style="border: 0px; font-weight: inherit; font-size: 12px;"&gt;(SR3.0.2)&lt;SPAN style="border: 0px; font-weight: inherit; font-size: 12px;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR style="border: inherit solid inherit; font-weight: inherit;"&gt;&lt;TD data-cell-id="2031-1563511033704-cell-2-0" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="147.33333333333334"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: bold; font-size: 16px;"&gt;SDK_S32K1xx_14&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-2-1" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="127.33333333333334"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;S32K1xx_BETA_2.9.2&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-2-2" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="237.33333333333331"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="color: #949499; border: 0px; font-weight: inherit; font-size: 12px;"&gt;S32DS_ARM_v2018.R1_UP8&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR style="border: inherit solid inherit; font-weight: inherit;"&gt;&lt;TD data-cell-id="2031-1563511033704-cell-3-0" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="147.33333333333334"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: bold; font-size: 16px;"&gt;SDK_S32K1xx_13&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-3-1" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="127.33333333333334"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;S32K1xx_BETA_2.9.0&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-3-2" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="237.33333333333331"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="color: #949499; border: 0px; font-weight: inherit; font-size: 12px;"&gt;S32DS_ARM_v2018.R1_UP7&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR style="border: inherit solid inherit; font-weight: inherit;"&gt;&lt;TD data-cell-id="2031-1563511033704-cell-4-0" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="146.33333333333334"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: bold; font-size: 16px;"&gt;SDK_S32K14x_12&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-4-1" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="127.33333333333334"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;S32SDK_S32K14x_RTM_2.0.0&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-4-2" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="237.33333333333331"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="color: #949499; border: 0px; font-weight: inherit; font-size: 12px;"&gt;S32DS_ARM_v2018.R1_UP6&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR style="border: inherit solid inherit; font-weight: inherit;"&gt;&lt;TD data-cell-id="2031-1563511033704-cell-5-0" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="60.000000000000014"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: bold; font-size: 16px;"&gt;SDK_S32K14x_11&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-5-1" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="127.33333333333334"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;S32K14x_BETA_1.9.0&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-5-2" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="237.33333333333331"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="color: #949499; border: 0px; font-weight: inherit; font-size: 12px;"&gt;S32DS_ARM_v2018.R1_UP4&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR style="border: inherit solid inherit; font-weight: inherit;"&gt;&lt;TD data-cell-id="2031-1563511033704-cell-6-0" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="60.000000000000014"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: bold; font-size: 16px;"&gt;SDK_S32K14x_10&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-6-1" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="127.33333333333334"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;S32SDK_S32K14x_RTM_1.0.0&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-6-2" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="237.33333333333331"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="color: #949499; border: 0px; font-weight: inherit; font-size: 12px;"&gt;S32DS_ARM_v2.0&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR style="border: inherit solid inherit; font-weight: inherit;"&gt;&lt;TD data-cell-id="2031-1563511033704-cell-7-0" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="60.000000000000014"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: bold; font-size: 16px;"&gt;SDK_S32K14x_09&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-7-1" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="127.33333333333334"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;S32SDK_S32K14x_EAR_0.8.6&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-7-2" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="237.33333333333331"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="color: #949499; border: 0px; font-weight: inherit; font-size: 12px;"&gt;S32DS_ARM_v2.0_UP3_K14x_SDK_EAR_086/S32DS_ARM_v2018.R1&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR style="border: inherit solid inherit; font-weight: inherit;"&gt;&lt;TD data-cell-id="2031-1563511033704-cell-8-0" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="60.000000000000014"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: bold; font-size: 16px;"&gt;SDK_S32K118_10&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-8-1" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="127.33333333333334"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;S32SDK_S32K118_EAR_1.8.8&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-8-2" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="237.33333333333331"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="color: #949499; border: 0px; font-weight: inherit; font-size: 12px;"&gt;S32DS_ARM_v2018.R1_UP3&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR style="border: inherit solid inherit; font-weight: inherit;"&gt;&lt;TD data-cell-id="2031-1563511033704-cell-9-0" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="60.000000000000014"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: bold; font-size: 16px;"&gt;SDK_S32K116_00&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-9-1" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="127.33333333333334"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;S32K116_EAR_1.8.7&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;TD data-cell-id="2031-1563511033704-cell-9-2" style="color: #393939; border: 1px solid #a7a7a7; font-size: 14px; padding: 5px 10px;" width="237.33333333333331"&gt;&lt;P style="border: 0px; font-weight: inherit; font-size: 14px;"&gt;&lt;SPAN style="color: #949499; border: 0px; font-weight: inherit; font-size: 12px;"&gt;S32DS_ARM_v2018.R1_UP2&lt;/SPAN&gt;&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;/DIV&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit; font-size: 16px;"&gt;S32DS for ARM v2018.R1 IDE and S32K SDK&amp;nbsp;&lt;SPAN style="color: #393939; background-color: #f9963b; border: 0px; font-weight: bold; font-size: 16px;"&gt;&amp;nbsp;patch/updates package download link&lt;/SPAN&gt;：&lt;/SPAN&gt;&lt;SPAN style="color: #003884; border: 0px; font-weight: inherit; font-size: 16px;"&gt;&lt;A data-content-finding="Community" href="https://community.nxp.com/external-link.jspa?url=https%3A%2F%2Fwww.nxp.com%2Fsupport%2Fdeveloper-resources%2Frun-time-software%2Fs32-design-studio-ide%2Fs32-design-studio-ide-for-arm-based-mcus%3AS32DS-ARM%3Ftab%3DDesign_Tools_Tab" rel="nofollow" style="color: #3d9ce7; border: 0px; font-weight: inherit; text-decoration: none; font-size: 16px; padding: 0px calc(12px + 0.35ex) 0px 0px;" target="_blank"&gt;https://www.nxp.com/support/developer-resources/run-time-software/s32-design-studio-ide/s32-design-studio-ide-for-arm-based-mcus:S32DS-ARM?tab=Design_Tools_Tab&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;SPAN style="color: #003884; border: 0px; font-weight: inherit; font-size: 16px;"&gt;&lt;STRONG style="border: 0px; font-weight: bold; font-size: 16px;"&gt;Tips&lt;/STRONG&gt;: So far,&amp;nbsp; we recommend customer to use the lastest RTM version SDK for quality of EAR and Beta version SDK are not guaranteed without strict tests.&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;SPAN style="color: #003884; border: 0px; font-weight: inherit; font-size: 16px;"&gt;For S32K1xx, the recommended SDK version to use is&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;STRONG style="border: 0px; font-weight: bold; font-size: 16px;"&gt;S32K1xx SDK RTM3.0.0 with UP1&lt;SPAN style="color: #949499; background-color: #ffffff; border: 0px; font-weight: inherit; font-size: 16px;"&gt;0(SR3.0.1) and 11&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;SPAN style="background-color: #ffffff; border: 0px; font-weight: inherit; font-size: 16px;"&gt;&lt;STRONG style="border: 0px; font-weight: bold; font-size: 16px;"&gt;(SR3.0.2)&lt;/STRONG&gt;&lt;SPAN style="border: 0px; font-weight: inherit; font-size: 16px;"&gt;&lt;STRONG style="border: 0px; font-weight: bold; font-size: 16px;"&gt;&amp;nbsp;installed&lt;/STRONG&gt;;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; font-size: 14px;"&gt;Best Regards,&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; font-size: 14px;"&gt;Robin&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; font-size: 14px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; font-size: 14px;"&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 12 Dec 2019 01:37:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985932#M4420</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2019-12-12T01:37:53Z</dc:date>
    </item>
    <item>
      <title>Re: Incorrect behavior for FIRC Fast IRC Regulator settings in Processor Expert ?</title>
      <link>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985933#M4421</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Robin,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for answer and for extensive searches.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The S32K116 mask is ON96V (sorry, I did not seen this question before).&lt;/P&gt;&lt;P&gt;The SDK that we use is&amp;nbsp;S32SDK_S32K116_EAR_1.8.7 with GreenHills compiler &lt;SPAN style="font-size: 11.0pt;"&gt;v2018.1.4 (I don't know if the compiler is important or not).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/96609i8FBACEF4B08DF2EC/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;CPU component use in project&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_2.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/96610i70204F173D966B75/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;Since the SDK that we use is quite old now and we still can switch the SDK I will propose on my side to use the SDK that you recommended:&amp;nbsp;&lt;STRONG style="color: #51626f; border: 0px; font-weight: bold; font-size: 14px;"&gt;S32K1xx RTM 3.0.0&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;Also with 3.0.0 SDK the issue does not reproduce - I will check on my side also.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;Best Regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;Ciprian&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 12 Dec 2019 08:37:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Processor-Expert-Software/Incorrect-behavior-for-FIRC-Fast-IRC-Regulator-settings-in/m-p/985933#M4421</guid>
      <dc:creator>cipriansalagean</dc:creator>
      <dc:date>2019-12-12T08:37:34Z</dc:date>
    </item>
  </channel>
</rss>

