<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Processor Expert Softwareのトピックcontrol heap and stack placement?</title>
    <link>https://community.nxp.com/t5/Processor-Expert-Software/control-heap-and-stack-placement/m-p/409903#M3295</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;i'm trying to get a demo an TWR_K65 running but faced the following issue:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;heap and stack are placed at the last memory area listed in the PE "CPU-&amp;gt;Build options" view.&lt;/P&gt;&lt;P&gt;the following lines are from the generated linker script.&lt;/P&gt;&lt;PRE __default_attr="plain" __jive_macro_name="code" class="jive_macro_code _jivemacro_uid_14386952176992008 jive_text_macro" data-renderedposition="137.60000610351562_8_1233_256" jivemacro_uid="_14386952176992008"&gt;&lt;P&gt;&amp;nbsp; .heap :&lt;/P&gt;&lt;P&gt;&amp;nbsp; {&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; . = ALIGN(8);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; __end__ = .;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; PROVIDE(end = .);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; __HeapBase = .;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; . += HEAP_SIZE;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; __HeapLimit = .;&lt;/P&gt;&lt;P&gt;&amp;nbsp; } &amp;gt; m_data_sdram&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; .stack :&lt;/P&gt;&lt;P&gt;&amp;nbsp; {&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; . = ALIGN(8);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; . += STACK_SIZE;&lt;/P&gt;&lt;P&gt;&amp;nbsp; } &amp;gt; m_data_sdram&lt;/P&gt;&lt;/PRE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This is not the intended behavior. I would like to have heap and stack placed in the internal SRAM section.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;How do I control the placement of heap and stack when the linker file is automatically generated ?&lt;/P&gt;&lt;P&gt;&lt;SPAN class="lia-inline-image-display-wrapper" image-alt="2015_08_04_15_35_14_Hardware_k65_benchmark_Sources_main.c_Kinetis_Design_Studio_C_Users_Peter.png"&gt;&lt;IMG alt="2015_08_04_15_35_14_Hardware_k65_benchmark_Sources_main.c_Kinetis_Design_Studio_C_Users_Peter.png" src="https://community.nxp.com/t5/image/serverpage/image-id/54361iCF147F8044456665/image-size/large?v=v2&amp;amp;px=999" title="2015_08_04_15_35_14_Hardware_k65_benchmark_Sources_main.c_Kinetis_Design_Studio_C_Users_Peter.png" /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 02 Nov 2020 13:17:58 GMT</pubDate>
    <dc:creator>peterruesch</dc:creator>
    <dc:date>2020-11-02T13:17:58Z</dc:date>
    <item>
      <title>control heap and stack placement?</title>
      <link>https://community.nxp.com/t5/Processor-Expert-Software/control-heap-and-stack-placement/m-p/409903#M3295</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;i'm trying to get a demo an TWR_K65 running but faced the following issue:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;heap and stack are placed at the last memory area listed in the PE "CPU-&amp;gt;Build options" view.&lt;/P&gt;&lt;P&gt;the following lines are from the generated linker script.&lt;/P&gt;&lt;PRE __default_attr="plain" __jive_macro_name="code" class="jive_macro_code _jivemacro_uid_14386952176992008 jive_text_macro" data-renderedposition="137.60000610351562_8_1233_256" jivemacro_uid="_14386952176992008"&gt;&lt;P&gt;&amp;nbsp; .heap :&lt;/P&gt;&lt;P&gt;&amp;nbsp; {&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; . = ALIGN(8);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; __end__ = .;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; PROVIDE(end = .);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; __HeapBase = .;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; . += HEAP_SIZE;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; __HeapLimit = .;&lt;/P&gt;&lt;P&gt;&amp;nbsp; } &amp;gt; m_data_sdram&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; .stack :&lt;/P&gt;&lt;P&gt;&amp;nbsp; {&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; . = ALIGN(8);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; . += STACK_SIZE;&lt;/P&gt;&lt;P&gt;&amp;nbsp; } &amp;gt; m_data_sdram&lt;/P&gt;&lt;/PRE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This is not the intended behavior. I would like to have heap and stack placed in the internal SRAM section.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;How do I control the placement of heap and stack when the linker file is automatically generated ?&lt;/P&gt;&lt;P&gt;&lt;SPAN class="lia-inline-image-display-wrapper" image-alt="2015_08_04_15_35_14_Hardware_k65_benchmark_Sources_main.c_Kinetis_Design_Studio_C_Users_Peter.png"&gt;&lt;IMG alt="2015_08_04_15_35_14_Hardware_k65_benchmark_Sources_main.c_Kinetis_Design_Studio_C_Users_Peter.png" src="https://community.nxp.com/t5/image/serverpage/image-id/54361iCF147F8044456665/image-size/large?v=v2&amp;amp;px=999" title="2015_08_04_15_35_14_Hardware_k65_benchmark_Sources_main.c_Kinetis_Design_Studio_C_Users_Peter.png" /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 02 Nov 2020 13:17:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Processor-Expert-Software/control-heap-and-stack-placement/m-p/409903#M3295</guid>
      <dc:creator>peterruesch</dc:creator>
      <dc:date>2020-11-02T13:17:58Z</dc:date>
    </item>
    <item>
      <title>Re: control heap and stack placement?</title>
      <link>https://community.nxp.com/t5/Processor-Expert-Software/control-heap-and-stack-placement/m-p/409904#M3296</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Peter,&lt;/P&gt;&lt;P&gt;You can uncheck the &lt;EM&gt;Generate linker file&lt;/EM&gt; options on the &lt;EM&gt;Build Options&lt;/EM&gt; page. The Linker file will not be updated by Processor Expert and you can modify the file. See also below the option:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="Linker_file.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/57230iD2277466A58DA429/image-size/large?v=v2&amp;amp;px=999" role="button" title="Linker_file.png" alt="Linker_file.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Marek Neuzil&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 23 Sep 2015 08:43:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Processor-Expert-Software/control-heap-and-stack-placement/m-p/409904#M3296</guid>
      <dc:creator>marek_neuzil</dc:creator>
      <dc:date>2015-09-23T08:43:25Z</dc:date>
    </item>
  </channel>
</rss>

