<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: P2020 Processor PWR Dissipation in P-Series</title>
    <link>https://community.nxp.com/t5/P-Series/P2020-Processor-PWR-Dissipation/m-p/1081238#M4922</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The CCB/Platform frequency is 600MHz.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 11 Jun 2020 18:26:11 GMT</pubDate>
    <dc:creator>nicholas_harvey</dc:creator>
    <dc:date>2020-06-11T18:26:11Z</dc:date>
    <item>
      <title>P2020 Processor PWR Dissipation</title>
      <link>https://community.nxp.com/t5/P-Series/P2020-Processor-PWR-Dissipation/m-p/1081236#M4920</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Does anyone know how to calculate estimated power dissipation of a P2020NXE2MHC processor running at an internal core speed of 400MHZ? The DDR3 interface runs internally at 800MZ and externally at 400MHZ.&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Jun 2020 14:47:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P2020-Processor-PWR-Dissipation/m-p/1081236#M4920</guid>
      <dc:creator>nicholas_harvey</dc:creator>
      <dc:date>2020-06-10T14:47:45Z</dc:date>
    </item>
    <item>
      <title>Re: P2020 Processor PWR Dissipation</title>
      <link>https://community.nxp.com/t5/P-Series/P2020-Processor-PWR-Dissipation/m-p/1081237#M4921</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please refer to the AN4261 - P2020 QorIQ Integrated Processor Design Checklist, Table 11. Processor Clocking Range where it is stated that minimum Core clock frequency is 533 MHz.&lt;/P&gt;&lt;P&gt;What is CCB/Platform frequency?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 11 Jun 2020 18:09:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P2020-Processor-PWR-Dissipation/m-p/1081237#M4921</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2020-06-11T18:09:17Z</dc:date>
    </item>
    <item>
      <title>Re: P2020 Processor PWR Dissipation</title>
      <link>https://community.nxp.com/t5/P-Series/P2020-Processor-PWR-Dissipation/m-p/1081238#M4922</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The CCB/Platform frequency is 600MHz.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 11 Jun 2020 18:26:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P2020-Processor-PWR-Dissipation/m-p/1081238#M4922</guid>
      <dc:creator>nicholas_harvey</dc:creator>
      <dc:date>2020-06-11T18:26:11Z</dc:date>
    </item>
    <item>
      <title>Re: P2020 Processor PWR Dissipation</title>
      <link>https://community.nxp.com/t5/P-Series/P2020-Processor-PWR-Dissipation/m-p/1081239#M4923</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;gt; The CCB/Platform frequency is 600MHz.&lt;/P&gt;&lt;P&gt;What is Core clock frequency?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 12 Jun 2020 01:09:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P2020-Processor-PWR-Dissipation/m-p/1081239#M4923</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2020-06-12T01:09:45Z</dc:date>
    </item>
  </channel>
</rss>

