P-SeriesのトピックRe: P2041 Serdes PLL could not work correct

P2041 Serdes PLL could not work correct

zhaopingyang_sg — Tue, 14 Jul 2020 15:57:59 GMT

I use P2041 with LANE H as SGMII and Lane E/F as PCIE-2.

but when cpu bootup,I found SDRDS Register is as Follows:

|---B0RSTCTL = 0x26474507.
|---B1PLLCR0 = 0x0000000c.
|---B1PLLCR1 = 0x08000100.

it means that Serdes is reset failed.

follows is my RCW:

after this,i excute a reset sequence for SRDES,it out put as follows and reset failed at last:

-> serdes_dump
|---B0RSTCTL = 0x26474507.
|---B1PLLCR0 = 0x0000000c.
|---B1PLLCR1 = 0x08000100.
value = 27 = 0x1b

Re: P2041 Serdes PLL could not work correct

ufedor — Tue, 14 Jul 2020 18:22:36 GMT

Please provide:

1) U-Boot log as text attachment

2) SerDes reference clocks frequencies

Re: P2041 Serdes PLL could not work correct

zhaopingyang_sg — Wed, 15 Jul 2020 04:30:28 GMT

hi,ufedor!

My operation system is vxWorks,no u-boot.

Serder reference clocks is 100M.

thanks...

Re: P2041 Serdes PLL could not work correct

ufedor — Wed, 15 Jul 2020 05:27:40 GMT

> Serder reference clocks is 100M.

Both reference clocks or one?

If one - which exactly SD_REF_CLK1 or SD_REF_CLK2?

Please provide RCW in either form:

- text file of the RCW dump

- binary image

Re: P2041 Serdes PLL could not work correct

zhaopingyang_sg — Wed, 15 Jul 2020 06:07:07 GMT

Yes，both SD_REF_CLK is 100M。

RCW is as follows:

Re: P2041 Serdes PLL could not work correct

ufedor — Wed, 15 Jul 2020 06:25:24 GMT

Excuse me, by it was written "text file".

This means - not picture.

Re: P2041 Serdes PLL could not work correct

zhaopingyang_sg — Wed, 15 Jul 2020 06:36:08 GMT

sorry! by the way, system do not have sd_ref_clk_2.

0xf8000000: aa 55 aa 55 01 0e 01 00 4c 58 00 00 00 00 00 00
0xf8000010: 18 18 00 00 00 00 00 00 64 8e d0 c0 f7 c0 20 00
0xf8000020: de 80 00 00 40 00 00 00 00 00 00 00 00 00 00 00
0xf8000030: 00 00 00 00 f0 19 ce f3 00 00 00 00 00 00 00 00
0xf8000040: 00 00 00 00 00 00 00 00 09 13 80 c0 00 00 09 c4
0xf8000050: 09 00 00 10 00 00 00 00 09 13 80 c0 00 00 09 c4
0xf8000060: 09 00 00 14 00 00 00 00 09 13 80 c0 00 00 09 c4
0xf8000070: 09 00 00 18 81 d0 00 00 09 13 80 c0 00 00 09 c4
0xf8000080: 89 0b 00 50 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf8000090: 89 0b 00 54 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf80000a0: 89 0b 00 58 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf80000b0: 89 0b 00 5c 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf80000c0: 89 0b 00 90 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf80000d0: 89 0b 00 94 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf80000e0: 89 0b 00 98 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf80000f0: 89 0b 00 9c 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf8000100: 89 0b 01 08 00 00 00 12 09 13 80 c0 00 00 09 c4
0xf8000110: 89 02 10 08 00 00 f0 00 09 13 80 c0 00 00 09 c4
0xf8000120: 89 02 10 28 00 00 f0 00 09 13 80 c0 00 00 09 c4
0xf8000130: 89 02 10 48 00 00 f0 00 09 13 80 c0 00 00 09 c4
0xf8000140: 89 02 10 68 00 00 f0 00 09 13 80 c0 00 00 09 c4
0xf8000150: 09 13 80 00 00 00 00 00 08 13 80 40 8a da 60 88

Re: P2041 Serdes PLL could not work correct

ufedor — Wed, 15 Jul 2020 07:16:13 GMT

> by the way, system do not have sd_ref_clk_2.

In this case SRDS_LPD_B2 - Lane C has to be powered down.

Re: P2041 Serdes PLL could not work correct

zhaopingyang_sg — Wed, 15 Jul 2020 09:41:16 GMT

thanks for your answer.

I set the lane C to power down.but it's still not work.new RCW is as follows:

0xf8000000: aa 55 aa 55 01 0e 01 00 4c 58 00 00 00 00 00 00
0xf8000010: 18 18 00 00 00 00 00 00 64 8e d0 c0 ff c0 20 00
0xf8000020: de 80 00 00 40 00 00 00 00 00 00 00 00 00 00 00
0xf8000030: 00 00 00 00 f0 19 ce f3 00 00 00 00 00 00 00 00
0xf8000040: 00 00 00 00 00 00 00 00 09 13 80 c0 00 00 09 c4
0xf8000050: 09 00 00 10 00 00 00 00 09 13 80 c0 00 00 09 c4
0xf8000060: 09 00 00 14 00 00 00 00 09 13 80 c0 00 00 09 c4
0xf8000070: 09 00 00 18 81 d0 00 00 09 13 80 c0 00 00 09 c4
0xf8000080: 89 0b 00 50 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf8000090: 89 0b 00 54 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf80000a0: 89 0b 00 58 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf80000b0: 89 0b 00 5c 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf80000c0: 89 0b 00 90 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf80000d0: 89 0b 00 94 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf80000e0: 89 0b 00 98 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf80000f0: 89 0b 00 9c 00 00 00 02 09 13 80 c0 00 00 09 c4
0xf8000100: 89 0b 01 08 00 00 00 12 09 13 80 c0 00 00 09 c4
0xf8000110: 89 02 10 08 00 00 f0 00 09 13 80 c0 00 00 09 c4
0xf8000120: 89 02 10 28 00 00 f0 00 09 13 80 c0 00 00 09 c4
0xf8000130: 89 02 10 48 00 00 f0 00 09 13 80 c0 00 00 09 c4
0xf8000140: 89 02 10 68 00 00 f0 00 09 13 80 c0 00 00 09 c4
0xf8000150: 09 13 80 00 00 00 00 00 08 13 80 40 89 e0 dd 1f

the serder pll reset output message as follows:

Re: P2041 Serdes PLL could not work correct

ufedor — Wed, 15 Jul 2020 11:13:31 GMT

> the serder pll reset output message as follows:

What are the following lines?

Have you programmed the RCW into a Flash?

Re: P2041 Serdes PLL could not work correct

zhaopingyang_sg — Wed, 15 Jul 2020 11:30:01 GMT

follow the P2040-RM Part 3.7:SerDes PLL Reset and Reconfiguration.

I Write the SRDS1_BnRSTCTL register and read the register(B0RSTCTL /B1PLLCR0 /B1PLLCR1 ) back

Have you programmed the RCW into a Flash?

the value of RCW is read back from flash.

Re: P2041 Serdes PLL could not work correct

zhaopingyang_sg — Wed, 15 Jul 2020 11:33:50 GMT

thanks for all your reply,do you have some document to explain how configure SerDer and Debug it.

Re: P2041 Serdes PLL could not work correct

ufedor — Wed, 15 Jul 2020 12:31:51 GMT

SerDes parameters have to be configured in accordance with the QorIQ P2040 Reference Manual descriptions:

Table 3-13. SerDes Lane Multiplexing/Configuration

Table 4-14. Valid SerDes RCW Encodings and Reference Clocks

There are no additional documents concerning SerDes debugging.

Usually RCW is programmed into the boot Flash and tested by powering-on the board.

No additional debug or software control is needed because SerDes is configured by internal microcode using RCW data during POR sequence.

Re: P2041 Serdes PLL could not work correct

zhaopingyang_sg — Wed, 15 Jul 2020 12:38:40 GMT

Table 3-13. SerDes Lane Multiplexing/Configuration : I select 0x19 for use SGMII 4 for dtsec and PCIE2.

Table 4-14. Valid SerDes RCW Encodings and Reference Clocks: Ratio set 50:1 and set DIV to /2.

did some error in my RCW.

why SerDes PLL always could not lock?

thanks!

Re: P2041 Serdes PLL could not work correct

ufedor — Wed, 15 Jul 2020 15:38:58 GMT

Use a digital scope and provide traces of the SD_REF_CLK1 at the processor's pins.

Re: P2041 Serdes PLL could not work correct

zhaopingyang_sg — Thu, 16 Jul 2020 02:22:16 GMT

PIC1:REF_CLK_P and REF_CLK_N On each channel

PIC2: REF_CLK_P On oscilloprobe's GND and REF_CLK_N on oscilloprobe's signal pin

Re: P2041 Serdes PLL could not work correct

ufedor — Thu, 16 Jul 2020 02:26:09 GMT

Please provide complete processor connection schematics as PDF.

Re: P2041 Serdes PLL could not work correct

zhaopingyang_sg — Fri, 17 Jul 2020 06:52:34 GMT

Sorry I can not provide whole schematics as PDF，follwos is main schematics about clock src and signals to CPU:

Re: P2041 Serdes PLL could not work correct

zhaopingyang_sg — Mon, 20 Jul 2020 04:35:59 GMT

ufedor‌ Could you give me some advise?thanks...

Re: P2041 Serdes PLL could not work correct

ufedor — Mon, 20 Jul 2020 05:48:52 GMT

I've already sent you response from the corresponding Technical Case.

I'm waiting for the complete processor connection schematics.