<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: PCIe 2 root complex doesn't exist in P2020 in P-Series</title>
    <link>https://community.nxp.com/t5/P-Series/PCIe-2-root-complex-doesn-t-exist-in-P2020/m-p/866468#M4595</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please dump GUTS registers from U-Boot and provide the log.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 16 Feb 2019 09:16:35 GMT</pubDate>
    <dc:creator>ufedor</dc:creator>
    <dc:date>2019-02-16T09:16:35Z</dc:date>
    <item>
      <title>PCIe 2 root complex doesn't exist in P2020</title>
      <link>https://community.nxp.com/t5/P-Series/PCIe-2-root-complex-doesn-t-exist-in-P2020/m-p/866467#M4594</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We are trying to modify the IO port selection from 1111( PCIe1 (x2) ) to 1110(PCIe1 (x1), PCIe2 (x1)).&lt;/P&gt;&lt;P&gt;When we boot up, we can see PCIe 1 has changed to x1, there's no&amp;nbsp;root complex of PCIe2 in U-boot and linux kernel.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;U-boot log:&lt;/P&gt;&lt;P&gt;PCIe1: Root Complex of Slot 2, x1 gen1, regs @ 0xffe0a000&lt;BR /&gt; 01:00.0 - 14e4:b850 - Network controller&lt;BR /&gt;PCIe1: Bus 00 - 01&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We check the registers of PCIe2, and all of them are zeros.&lt;/P&gt;&lt;P&gt;U-Boot&amp;gt; md 0xffe0a000&amp;nbsp; -&amp;gt; PCIe1&lt;BR /&gt;ffe0a000: 8001ff00 ffffffff 00000000 0010ffff&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;U-Boot&amp;gt; md 0xffe09000 -&amp;gt; PCIe2&lt;BR /&gt;ffe09000: 00000000 00000000 00000000 00000000&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kernel:&lt;/P&gt;&lt;P&gt;[root@p2020 ~]# lspci&lt;BR /&gt;00:00.0 PCI bridge: Freescale Semiconductor Inc Unknown device 0070 (rev 21)&lt;BR /&gt;01:00.0 Ethernet controller: Broadcom Corporation Unknown device b850 (rev 03)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Does anyone know about this?&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Any help is much appreciated.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Feb 2019 06:48:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/PCIe-2-root-complex-doesn-t-exist-in-P2020/m-p/866467#M4594</guid>
      <dc:creator>ivan_ic_chen</dc:creator>
      <dc:date>2019-02-15T06:48:23Z</dc:date>
    </item>
    <item>
      <title>Re: PCIe 2 root complex doesn't exist in P2020</title>
      <link>https://community.nxp.com/t5/P-Series/PCIe-2-root-complex-doesn-t-exist-in-P2020/m-p/866468#M4595</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please dump GUTS registers from U-Boot and provide the log.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 16 Feb 2019 09:16:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/PCIe-2-root-complex-doesn-t-exist-in-P2020/m-p/866468#M4595</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2019-02-16T09:16:35Z</dc:date>
    </item>
    <item>
      <title>Re: PCIe 2 root complex doesn't exist in P2020</title>
      <link>https://community.nxp.com/t5/P-Series/PCIe-2-root-complex-doesn-t-exist-in-P2020/m-p/866469#M4596</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Solved it by adding CONFIG_PCIE2 in config header file.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 18 Feb 2019 02:14:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/PCIe-2-root-complex-doesn-t-exist-in-P2020/m-p/866469#M4596</guid>
      <dc:creator>ivan_ic_chen</dc:creator>
      <dc:date>2019-02-18T02:14:57Z</dc:date>
    </item>
  </channel>
</rss>

