<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Bringup P2041 hardware issues: in P-Series</title>
    <link>https://community.nxp.com/t5/P-Series/Bringup-P2041-hardware-issues/m-p/843623#M4573</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Bringup P2041 hardware issues:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I failed to bringup a bare&amp;nbsp;board no RCW word with P2041 cpu.&lt;/P&gt;&lt;P&gt;Following the test case:&lt;/P&gt;&lt;P&gt;test case1:&lt;/P&gt;&lt;P&gt;Power up the P2041 board with rcw src setting with hardcode word( any tye), after dessert Poreset signal, the reset_req_b pin of P2041 was always high "1",but Hreset pin of P2041 was driven to "0" level.&lt;/P&gt;&lt;P&gt;test case2:&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Power up the P2041 board with rcw src setting with&amp;nbsp;nor flash 8 bit width,&amp;nbsp;after dessert Poreset signal, the reset_req_b pin of P2041 was "0" level, but Hreset pin of P2041 was driven to "0" level. the LCLK0 pin output a 6.25MHz clock, CS0 of P2041 output four valid chipset signals, We tested on P2041rdb with same setting case, the&amp;nbsp;CS0 of P2041 output eight&amp;nbsp;valid chipset signals.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Power up the P2041 board with rcw src setting with&amp;nbsp;&lt;SPAN&gt;nor flash 16 bit width,&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;after dessert Poreset signal, &lt;/SPAN&gt;&lt;SPAN&gt;the reset_req_b pin of P2041 was "0" level, but Hreset pin of P2041 was driven to "0" level. the LCLK0 pin output a 6.25MHz clock, CS0 of P2041 output two&amp;nbsp;valid chipset signals, We tested on P2041rdb with same setting case, the&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;CS0 of P2041 output &lt;/SPAN&gt;&lt;SPAN&gt;four&lt;/SPAN&gt;&lt;SPAN&gt;&amp;nbsp;valid chipset signals.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN&gt;Power up the P2041 board with rcw src setting with&amp;nbsp;SDHC card&lt;SPAN&gt;,&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;after dessert Poreset signal, &lt;/SPAN&gt;&lt;SPAN&gt;the reset_req_b pin of P2041 was "0" level, but Hreset pin of P2041 was driven to "0" level. the SDHC clk&amp;nbsp;pin output a 50KHz&amp;nbsp;clock, cmd&amp;nbsp;of SDHC&amp;nbsp;output &amp;nbsp;signals,&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN&gt;&lt;SPAN&gt;We can't connect to P2041 customer board &amp;nbsp;with error message " can't stop the core of "under all these cases with codewarrior tap,&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 03 Jul 2018 09:21:57 GMT</pubDate>
    <dc:creator>woyeah</dc:creator>
    <dc:date>2018-07-03T09:21:57Z</dc:date>
    <item>
      <title>Bringup P2041 hardware issues:</title>
      <link>https://community.nxp.com/t5/P-Series/Bringup-P2041-hardware-issues/m-p/843623#M4573</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Bringup P2041 hardware issues:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I failed to bringup a bare&amp;nbsp;board no RCW word with P2041 cpu.&lt;/P&gt;&lt;P&gt;Following the test case:&lt;/P&gt;&lt;P&gt;test case1:&lt;/P&gt;&lt;P&gt;Power up the P2041 board with rcw src setting with hardcode word( any tye), after dessert Poreset signal, the reset_req_b pin of P2041 was always high "1",but Hreset pin of P2041 was driven to "0" level.&lt;/P&gt;&lt;P&gt;test case2:&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Power up the P2041 board with rcw src setting with&amp;nbsp;nor flash 8 bit width,&amp;nbsp;after dessert Poreset signal, the reset_req_b pin of P2041 was "0" level, but Hreset pin of P2041 was driven to "0" level. the LCLK0 pin output a 6.25MHz clock, CS0 of P2041 output four valid chipset signals, We tested on P2041rdb with same setting case, the&amp;nbsp;CS0 of P2041 output eight&amp;nbsp;valid chipset signals.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Power up the P2041 board with rcw src setting with&amp;nbsp;&lt;SPAN&gt;nor flash 16 bit width,&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;after dessert Poreset signal, &lt;/SPAN&gt;&lt;SPAN&gt;the reset_req_b pin of P2041 was "0" level, but Hreset pin of P2041 was driven to "0" level. the LCLK0 pin output a 6.25MHz clock, CS0 of P2041 output two&amp;nbsp;valid chipset signals, We tested on P2041rdb with same setting case, the&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;CS0 of P2041 output &lt;/SPAN&gt;&lt;SPAN&gt;four&lt;/SPAN&gt;&lt;SPAN&gt;&amp;nbsp;valid chipset signals.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN&gt;Power up the P2041 board with rcw src setting with&amp;nbsp;SDHC card&lt;SPAN&gt;,&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;after dessert Poreset signal, &lt;/SPAN&gt;&lt;SPAN&gt;the reset_req_b pin of P2041 was "0" level, but Hreset pin of P2041 was driven to "0" level. the SDHC clk&amp;nbsp;pin output a 50KHz&amp;nbsp;clock, cmd&amp;nbsp;of SDHC&amp;nbsp;output &amp;nbsp;signals,&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN&gt;&lt;SPAN&gt;We can't connect to P2041 customer board &amp;nbsp;with error message " can't stop the core of "under all these cases with codewarrior tap,&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 03 Jul 2018 09:21:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/Bringup-P2041-hardware-issues/m-p/843623#M4573</guid>
      <dc:creator>woyeah</dc:creator>
      <dc:date>2018-07-03T09:21:57Z</dc:date>
    </item>
    <item>
      <title>Re: Bringup P2041 hardware issues:</title>
      <link>https://community.nxp.com/t5/P-Series/Bringup-P2041-hardware-issues/m-p/843624#M4574</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please look P2040 Reference Manual, Section 4.6.1 "Power-on reset sequence".&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In this sequence, it is said that the device starts driving HRESET at step 4 and stops driving HRESET at step 14.&lt;/P&gt;&lt;P&gt;So, if you see HRESET is driven asserted (low) and not released, than this meas the device does not come from reset, and something happens between steps 4 and 14. Please check everything mentioned in these steps and verify everything - RCW source, RCW itself, PBL, PLL configuration, PLL input frequency, PLL-related power supplies. Also please check it TRST is asserted at least once with PORESET.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;For further debugging please open a support case to Online Technical Support and attach your schematic to that case.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;To enter a case to online technical support please perform the following:&lt;/P&gt;&lt;P&gt;1. Open &lt;A href="http://www.nxp.com"&gt;www.nxp.com&lt;/A&gt;&lt;/P&gt;&lt;P&gt;2. Click on "Account" or your name in upper right corner and select "My account", enter your NXP site login/password if necessary.&lt;/P&gt;&lt;P&gt;3. Select "View all Support Methods" in Support section.&lt;/P&gt;&lt;P&gt;4. Click "Go to Tickets" in "Support Requests" section&lt;/P&gt;&lt;P&gt;5. The system should redirect you to this page &lt;A class="" href="https://nxpcommunity.force.com/community/CommunityContextPage" title="https://nxpcommunity.force.com/community/CommunityContextPage"&gt;https://nxpcommunity.force.com/community/CommunityContextPage&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;6. At this page please create a new folder for support cases by clicking "Add a Folder". Typically - one folder per project.&lt;/P&gt;&lt;P&gt;7. When asked, enter project details - design stage, projected annual volume, end application type and application name.&lt;/P&gt;&lt;P&gt;8. When folder is created, please click "Add a new case" button to create support case.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Alexander&lt;BR /&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 17 Jul 2018 07:12:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/Bringup-P2041-hardware-issues/m-p/843624#M4574</guid>
      <dc:creator>alexander_yakov</dc:creator>
      <dc:date>2018-07-17T07:12:50Z</dc:date>
    </item>
  </channel>
</rss>

