<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic QCVS TOOL in P-Series</title>
    <link>https://community.nxp.com/t5/P-Series/QCVS-TOOL/m-p/737078#M4366</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;When I use the QCVS Tool to configure DDR2 which on the P2020 board, the default configuration of DQS# is disabled. I must enable it by myself. I want to know that if I set bit10 of EMR1 register to 0, has the DQS# signal been enabled ?&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 07 Mar 2018 11:20:21 GMT</pubDate>
    <dc:creator>yansongzhu</dc:creator>
    <dc:date>2018-03-07T11:20:21Z</dc:date>
    <item>
      <title>QCVS TOOL</title>
      <link>https://community.nxp.com/t5/P-Series/QCVS-TOOL/m-p/737078#M4366</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;When I use the QCVS Tool to configure DDR2 which on the P2020 board, the default configuration of DQS# is disabled. I must enable it by myself. I want to know that if I set bit10 of EMR1 register to 0, has the DQS# signal been enabled ?&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 07 Mar 2018 11:20:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/QCVS-TOOL/m-p/737078#M4366</guid>
      <dc:creator>yansongzhu</dc:creator>
      <dc:date>2018-03-07T11:20:21Z</dc:date>
    </item>
    <item>
      <title>Re: QCVS TOOL</title>
      <link>https://community.nxp.com/t5/P-Series/QCVS-TOOL/m-p/737079#M4367</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;P2020 supports only differential DQS - refer to the P2020 RM, 8.4.9 DDR SDRAM control configuration 2 (DDR_DDR_SDRAM_CFG_2), 4–5 DQS_CFG.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;gt; if I set bit10 of EMR1 register to 0, has the DQS# signal been enabled ?&lt;/P&gt;&lt;P&gt;The DQS# will be enbled for the DDR2 SDRAM chips.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 12 Mar 2018 08:20:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/QCVS-TOOL/m-p/737079#M4367</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2018-03-12T08:20:10Z</dc:date>
    </item>
  </channel>
</rss>

