<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: How to start the P4080DS/T2080 secure boot  in P-Series</title>
    <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520043#M3293</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Yiping ,&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; It seems the OTPMK and SRKH cannot be program to the fuse array, when I reboot the board , the OTPMK and SRKH changed to zero , It have&amp;nbsp; confused us&amp;nbsp; one week .Did we miss some steps ? Could you please help to check it ? thank you.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; we try to set ITS , but after board reset ,It disapper too .&lt;/P&gt;&lt;P&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;=&amp;gt; mw 0xfe0e8200 00000004&lt;/P&gt;&lt;P&gt;=&amp;gt; mw 0xfe0e8020 00000002&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;after board reset , the value changed to zero , and the write protect is OK.&lt;/P&gt;&lt;P&gt;=&amp;gt; md 0xfe0e8200&lt;/P&gt;&lt;P&gt;fe0e8200: 00000000 00000000 00000000 00000000 &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 01 Jul 2016 03:30:13 GMT</pubDate>
    <dc:creator>liyan</dc:creator>
    <dc:date>2016-07-01T03:30:13Z</dc:date>
    <item>
      <title>How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520029#M3279</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello ,we are working on a P4080ds secure boot project . According to the Document of SDK 2.0, we have generate keys and some header , but we don't know how to modify the uboot&amp;nbsp; souce code for supporting secure boot ,and we don't know how to set the hardware to supporting secure boot ,and we don't know where are the header and the bin file&amp;nbsp; should be load ? It seems the imx6 have the detailed documents for this , do you have a detailed documents for P4080 &amp;amp; T2080 ? &lt;SPAN class="label_list"&gt;&lt;LABEL&gt;We are desperate to get it ,thank you very much.&lt;/LABEL&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 Jun 2016 02:13:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520029#M3279</guid>
      <dc:creator>liyan</dc:creator>
      <dc:date>2016-06-14T02:13:26Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520030#M3280</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello &lt;SPAN class="jive-username-link jiveTT-hover-user"&gt;Li Yan,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="jive-username-link jiveTT-hover-user"&gt;In the file meta-freescale/conf/machine/p4080ds.conf of SDK 2.0, secure boot option has already been included in UBOOT_CONFIG, when you run "bitbake u-boot", the secure u-boot should been deployed in build_p4080ds/tmp/deploy/images/p4080ds/ folder. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="jive-username-link jiveTT-hover-user"&gt;The target board configuration to support secure boot, program the ITS fuse or use RCW with SB_EN=1.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="jive-username-link jiveTT-hover-user"&gt;For protyping phase, please don't blow the ITS fuse, and use RCW with &lt;SPAN class="jive-username-link jiveTT-hover-user"&gt;SB_EN=1.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="jive-username-link jiveTT-hover-user"&gt;&lt;SPAN class="jive-username-link jiveTT-hover-user"&gt;For images deployment, please refer to QorIQ SDK 2.0 Document-&amp;gt;Boot Loaders-&amp;gt;U-Boot-&amp;gt;Secure Boot-&amp;gt;PBL Based Platforms-&amp;gt;Address Map used for demo.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="jive-username-link jiveTT-hover-user"&gt;&lt;SPAN class="jive-username-link jiveTT-hover-user"&gt;Here are some steps for running a basic secure boot test.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;1. Generate a public/private RSA key pair.&lt;/P&gt;&lt;P&gt;2. Sign the image to be validated (U-Boot) using the private key.&lt;/P&gt;&lt;P&gt;3. Create a header containing information regarding the image, keys, signature etc.&lt;/P&gt;&lt;P&gt;4. Deploy the U-Boot and header image on to the target memory.&lt;/P&gt;&lt;P&gt;5. Configure PBL(RCW) with SB_EN=1, BOOT_HO = 1 and location of header programmed in DCFG SCRATCHRW1 register via PBI commands. For PBI commands, please refer to the section &lt;SPAN class="jive-username-link jiveTT-hover-user"&gt;&lt;SPAN class="jive-username-link jiveTT-hover-user"&gt;QorIQ SDK 2.0 Document-&amp;gt;Boot Loaders-&amp;gt;U-Boot-&amp;gt;Secure Boot-&amp;gt;PBL Based Platforms-&amp;gt;Pre-Boot Phase.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;6. Use CCS to connect to the target, to write OTPMK and SFP_SRKRH to shadow registers.&lt;SPAN class="jive-username-link jiveTT-hover-user"&gt;&lt;SPAN class="jive-username-link jiveTT-hover-user"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;7. Write the register to get the core out of boot hold off. Boot ROM will read the SCRATCH REGISTER for location of the HEADER and then perform the validation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yiping&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Jun 2016 09:59:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520030#M3280</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2016-06-16T09:59:46Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520031#M3281</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif'; color: #1f497d;"&gt;Hi Yiping,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif'; color: #1f497d;"&gt;&amp;nbsp;&amp;nbsp; Thank you for your feedback ,and It seems the chapter of &lt;/SPAN&gt;&lt;SPAN style="color: #666666; font-size: 10.5pt; font-family: 'Helvetica','sans-serif';"&gt;t”QorIQ SDK 2.0 Document-&amp;gt;Boot Loaders-&amp;gt;U-Boot-&amp;gt;Secure Boot-&amp;gt;” is missing ,could you please provide us a whole one ?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 17 Jun 2016 09:06:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520031#M3281</guid>
      <dc:creator>liyan</dc:creator>
      <dc:date>2016-06-17T09:06:19Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520032#M3282</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;You need to login then access SDK 2.0&amp;nbsp; Web page.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please refer to the following content&lt;/P&gt;&lt;P data-cid="1VCr5t"&gt;NOR SECURE BOOT&lt;/P&gt;&lt;P&gt;&lt;A name="GUID-01C394D3-BFDF-4212-A3A6-CF847AD711A2__UL_Q53_TWX_JR"&gt;&lt;/A&gt;P3/P4/P5&lt;/P&gt;&lt;P&gt;#LAW for ESBC&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09000cd0 00000000&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09138000 00000000 (Flush command)&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09000cd4 c0000000 &lt;/P&gt;&lt;P&gt;&amp;nbsp; 09138000 00000000 (Flush command)&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09000cd8 81f0001d&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09138000 00000000(FLUSH command)&lt;/P&gt;&lt;P&gt;# Scratch Register&lt;/P&gt;&lt;P&gt;&amp;nbsp; 090e0200 c0b00000&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;T1/T2/T4/B4&lt;/P&gt;&lt;P&gt;#LAW for ESBC&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09000c10 00000000&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09000c14 c0000000&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09000c18 81f0001b&lt;/P&gt;&lt;P&gt;# LAW for CPC/SRAM&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09000d00 00000000&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09000d04 bff00000&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09000d08 81000013&lt;/P&gt;&lt;P&gt;# Scratch Registers&lt;/P&gt;&lt;P&gt;&amp;nbsp; 090e0200 c0b00000&lt;/P&gt;&lt;P&gt;&amp;nbsp; 090e0208 c0c00000&lt;/P&gt;&lt;P&gt;# CPC SRAM&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09010100 00000000&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09010104 bff00009&lt;/P&gt;&lt;P&gt;# CPC Configuration&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09010f00 08000000&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09010000 80000000&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_5.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/59754iA2041369A7C2EA13/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_5.png" alt="pastedImage_5.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_6.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/59784i517F746FC9A6F295/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_6.png" alt="pastedImage_6.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yiping&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 17 Jun 2016 09:23:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520032#M3282</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2016-06-17T09:23:50Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520033#M3283</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;#LAW for ESBC&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09000cd0 00000000&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09138000 00000000 (Flush command)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Do you mean use “mm” command in uboot to write the register ?&lt;/P&gt;&lt;P&gt; what is the mean of&amp;nbsp; 09138000 00000000 (Flush command) ？ After write 09000cd0 ，write 09138000 to 0 ， am I right？&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;And I use the default secure boot u-boot and rcw which is in SDK 2.0 ? But it seems the board cannot be boot , ,there is no any output in com1, is this problem&amp;nbsp; disapper after I set the register correctly ? Or the default secure boot cannot be used in P4080DS board ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 17 Jun 2016 09:35:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520033#M3283</guid>
      <dc:creator>liyan</dc:creator>
      <dc:date>2016-06-17T09:35:25Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520034#M3284</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello &lt;SPAN class="replyToName"&gt;Li Yan,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="replyToName"&gt;The following commands are PBI commands, you need to generate PBL image(including RCW+PBI), you could use QCVS Tool to generate PBL, SDK document contains detailed description regarding how to use QCVS.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;#LAW for ESBC&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09000cd0 00000000&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09138000 00000000 (Flush command)&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09000cd4 c0000000&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09138000 00000000 (Flush command)&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09000cd8 81f0001d&lt;/P&gt;&lt;P&gt;&amp;nbsp; 09138000 00000000(FLUSH command)&lt;/P&gt;&lt;P&gt;# Scratch Register&lt;/P&gt;&lt;P&gt;&amp;nbsp; 090e0200 c0b00000&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The condition of secure u-boot executing is that he validation is success.&lt;/P&gt;&lt;P&gt;Please refer the procedure in my first post, these steps are all necessary for secure boot setting up.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yiping&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 17 Jun 2016 09:53:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520034#M3284</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2016-06-17T09:53:51Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520035#M3285</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yiping，&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Could you please give me a link for &lt;SPAN class="replyToName"&gt;QCVS , I am not sure which one is &lt;/SPAN&gt;suitable for P4080, and do you have a estimate version ?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; By the way , where can we find a default P4080 PBL image which have enable the secure boot , we can have a try first .&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; About the OTPMKR[0:7] , I can use the "mm" command to modify it , but after I write it , use "md" command to display ,it shows zero , It seems write failed .the same problem exsits in LS1021.&lt;/P&gt;&lt;P&gt;&amp;gt; mm fe0e805c&lt;/P&gt;&lt;P&gt;&amp;gt; fe0e805c: 00000000 ? ef0f928b&lt;/P&gt;&lt;P&gt;&amp;gt; fe0e8060: 00000000 ? 52255d2b&lt;/P&gt;&lt;P&gt;...&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; About the CCSR SRKHR[0:7],I can use the "mm" command to modify it , and after write ,use "md" command , I can see the value has been wrote correctly .But after I reboot the board ,The value was changed to 0.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Could you please tell me If I miss some steps , or there is bug in P4080 ? &lt;/P&gt;&lt;P&gt;thank you very much.&lt;BR /&gt; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 20 Jun 2016 09:27:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520035#M3285</guid>
      <dc:creator>liyan</dc:creator>
      <dc:date>2016-06-20T09:27:28Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520036#M3286</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yiping，&lt;/P&gt;&lt;P&gt;&amp;nbsp; Is any feedback ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Jun 2016 09:34:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520036#M3286</guid>
      <dc:creator>liyan</dc:creator>
      <dc:date>2016-06-22T09:34:30Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520037#M3287</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please download QCVS for PowerPC from &lt;A href="http://www.nxp.com/products/software-and-tools/software-development-tools/codewarrior-development-tools/suite-for-networked-applications/qoriq-configuration-and-validation-suite:PE_QORIQ_SUITE?fsrch=1&amp;amp;sr=2&amp;amp;pageNum=1" title="http://www.nxp.com/products/software-and-tools/software-development-tools/codewarrior-development-tools/suite-for-networked-applications/qoriq-configuration-and-validation-suite:PE_QORIQ_SUITE?fsrch=1&amp;amp;sr=2&amp;amp;pageNum=1"&gt;CodeWarriorNetworked Applications : QCVS|NXP&lt;/A&gt; .&lt;/P&gt;&lt;P&gt;Please refer to the attached RCW file.&lt;/P&gt;&lt;P&gt;Please note that in the designing stage, please only write value to SRKHR and OTPMKR mirror registers without writing the permanent registers to blow the fuse array.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Would you please provide your detailed log to do deployment? I will check it for you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yiping&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Jun 2016 11:02:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520037#M3287</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2016-06-22T11:02:07Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520038#M3288</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you very much , Now I have a question about T2080.&lt;/P&gt;&lt;P&gt; we try to use u-boot to write the OTPMKR and the SRKHR into the flash.but after reboot the device ,the value cannot be saved . I think maybe&amp;nbsp; we after or before use "mm" comand to write register ,we should set the write protect register , do you have a guider to writer OTPMKR and the&amp;nbsp; SRKHR ,we want write it into flash and don't need modify. I know in P4080 board ,after "mm" command ,also need write &lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Courier New';"&gt;=&amp;gt; &lt;STRONG&gt;mm fe0e8020&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Courier New';"&gt;fe0e8020: 00000000 ? &lt;STRONG&gt;00000002&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt; and In T2080, which register should be set to fuse the OTPMKR and SRKHR.&lt;/P&gt;&lt;P&gt;Thank you very much.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 28 Jun 2016 09:26:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520038#M3288</guid>
      <dc:creator>liyan</dc:creator>
      <dc:date>2016-06-28T09:26:59Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520039#M3289</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yiping ,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Is any feedback , after write the OTPMKR and the SRKHR ,I set the SFP_INGR to 2 to write them to fuse array ,but It seems failed too , the value was cleared after board reset . Is any write protect bit was not be set or clear? could you please guild me ? Thank you very much . &lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Courier New';"&gt;=&amp;gt; &lt;STRONG&gt;mm fe0e8020&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Courier New';"&gt;fe0e8020: 00000000 ? &lt;STRONG&gt;00000002&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 29 Jun 2016 09:34:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520039#M3289</guid>
      <dc:creator>liyan</dc:creator>
      <dc:date>2016-06-29T09:34:04Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520040#M3290</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello &lt;SPAN class="replyToName"&gt;Li Yan,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="replyToName"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;No protection for register SFP_INGR, please check whether the register SFP_FSWPR is set.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="replyToName"&gt;In the designing stage, it is not recommended to program the shadow registers values to the fuse array, because after this operation, OTPMK and SRKH keys cannot be changed any more.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="replyToName"&gt;After reset these mirror registers would be cleared, so we use CCS to connect to the target board to write mirror registers before executing u-boot, the procedure is as the following.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="replyToName"&gt;1. Configure RCW to enable boot hold off bit. The purpose is to wait for CCS connecting to the target board to write mirror registers.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="replyToName"&gt;2. Deploy image to bank4 at bank0, and switch to bank4. &lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="replyToName"&gt;3. Use CCS to connect to the target and write mirror registers and open CCS console to use the following commands to write mirror registes.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;% config cc cwtap&lt;/P&gt;&lt;P&gt;% ccs::config_chain p4080&lt;/P&gt;&lt;P&gt;% ccs::get_config_chain&lt;/P&gt;&lt;P&gt;% ccs::write_mem&amp;nbsp; 0&amp;nbsp; &amp;lt;address&amp;gt;&amp;nbsp; 4&amp;nbsp; 0&amp;nbsp; &amp;lt;value&amp;gt;&lt;/P&gt;&lt;P&gt;4. Configure registers DCFG_CCSR_BRR to release the core to boot from hold off mode.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yiping&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 30 Jun 2016 09:01:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520040#M3290</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2016-06-30T09:01:18Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520041#M3291</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yiping,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; P4080 board has finished , we are work on T2080QDS board.&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; I have check the SFP_FSWPR register, It is zero . Now we want to write it to fuse array and don't want to change it .&lt;/P&gt;&lt;P&gt;=&amp;gt; md fe0e8204&lt;/P&gt;&lt;P&gt;fe0e8204: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e8214: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e8224: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; .......&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;below is my step , could you please tell me if I miss some operation?&lt;/P&gt;&lt;OL style="list-style-type: decimal;"&gt;&lt;LI&gt;Enable POVDD = 1.8V.&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt; &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Set &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Courier New';"&gt;SW9[8]= 1 (POVDD enabled)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Courier New';"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;OL style="list-style-type: decimal;"&gt;&lt;LI&gt;&lt;SPAN style="font-family: 'Courier New';"&gt;2.&amp;nbsp; Write the OTPMK and &lt;/SPAN&gt;&lt;SPAN style="color: #1f497d;"&gt;SRKH&lt;/SPAN&gt;&lt;/LI&gt;&lt;/OL&gt;&lt;P style="margin-left: 0.25in;"&gt;&lt;SPAN style="font-family: 'Times New Roman','serif';"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;=&amp;gt; mm 0xfe0e821c&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;nbsp; fe0e821c: 00000000 ? 88888888&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;nbsp; fe0e8220: ffffffff ?77777777&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;nbsp; fe0e8224: ffffffff ?66666666&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;nbsp; fe0e8228: ffffffff ?55555555&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;nbsp; fe0e822c: ffffffff ?44444444&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt; fe0e8230: ffffffff ?33333333&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e8234: ffffffff ? 22222222&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e8238: ffffffff ? 11111111&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e823c:&lt;/SPAN&gt; &lt;SPAN style="color: #1f497d;"&gt;00000000 ? e814394d&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e8240:&lt;/SPAN&gt; &lt;SPAN style="color: #1f497d;"&gt;00000000 ? eb4b3c5e&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e8244:&lt;/SPAN&gt; &lt;SPAN style="color: #1f497d;"&gt;00000000 ? a74d8688&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e8248:&lt;/SPAN&gt; &lt;SPAN style="color: #1f497d;"&gt;00000000 ? 0c92fa19&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e824c:&lt;/SPAN&gt; &lt;SPAN style="color: #1f497d;"&gt;00000000 ? 58173dfa&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e8250:&lt;/SPAN&gt; &lt;SPAN style="color: #1f497d;"&gt;00000000 ? 67a8f87b&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e8254:&lt;/SPAN&gt; &lt;SPAN style="color: #1f497d;"&gt;00000000 ? 89750515&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e8258:&lt;/SPAN&gt; &lt;SPAN style="color: #1f497d;"&gt;00000000 ? 34487261&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e825c:&lt;/SPAN&gt; &lt;SPAN style="color: #1f497d;"&gt;00000000 ? 99999999&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;=&amp;gt; mm&lt;BR /&gt;0xfe0e8270&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; (UID)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;nbsp; fe0e821c: 00000000 ?00000001&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;=&amp;gt;mm&amp;nbsp; 0xfe0e8020 &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;0xfe0e8020: 00000000 ? 00000002&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;3.&lt;/SPAN&gt; &lt;BR /&gt;&amp;nbsp;&amp;nbsp; power off the board&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;4.Disable&amp;nbsp; POVDD and power on the board &lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Set&lt;SPAN style="font-family: 'Courier New';"&gt;SW9[8] = 0 (POVDD enabled)&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;5.Display the&amp;nbsp; &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Courier New';"&gt;OTPMK and &lt;/SPAN&gt;&lt;SPAN style="color: #1f497d;"&gt;SRKH&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;nbsp; =&amp;gt; md fe0e821c&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e821c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e822c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e823c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e824c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fe0e825c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 30 Jun 2016 09:10:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520041#M3291</guid>
      <dc:creator>liyan</dc:creator>
      <dc:date>2016-06-30T09:10:57Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520042#M3292</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Li Yan,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If you feel everything is OK, you also need to configure Intent to secure (ITS) bit to configure the board used as secure boot.&lt;/P&gt;&lt;P&gt;Please refer to SFP_OSPR[ITS]&lt;/P&gt;&lt;P&gt;In addition, please try write OTPMK shadow registers and program to the fuse array, then write SRKH shadow registers and program to the fuse array.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;Thanks,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;Yiping&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 30 Jun 2016 10:18:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520042#M3292</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2016-06-30T10:18:15Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520043#M3293</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Yiping ,&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; It seems the OTPMK and SRKH cannot be program to the fuse array, when I reboot the board , the OTPMK and SRKH changed to zero , It have&amp;nbsp; confused us&amp;nbsp; one week .Did we miss some steps ? Could you please help to check it ? thank you.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; we try to set ITS , but after board reset ,It disapper too .&lt;/P&gt;&lt;P&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;=&amp;gt; mw 0xfe0e8200 00000004&lt;/P&gt;&lt;P&gt;=&amp;gt; mw 0xfe0e8020 00000002&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;after board reset , the value changed to zero , and the write protect is OK.&lt;/P&gt;&lt;P&gt;=&amp;gt; md 0xfe0e8200&lt;/P&gt;&lt;P&gt;fe0e8200: 00000000 00000000 00000000 00000000 &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Jul 2016 03:30:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520043#M3293</guid>
      <dc:creator>liyan</dc:creator>
      <dc:date>2016-07-01T03:30:13Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520044#M3294</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Li Yan,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;After programing mirror register values to fuse array, please write SFP_INGR[INST] to 01 to Read the entire fusebox and load the contents into the corresponding mirror registers back. Then read mirror registers to check whether blowing fuse operation took effect.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Yiping&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Jul 2016 04:24:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520044#M3294</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2016-07-01T04:24:32Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520045#M3295</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yiping,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; It seems the value have not be set to fuse array&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;=&amp;gt; mm 0xfe0e821c&lt;/P&gt;&lt;P&gt;fe0e821c: 00000000 ? 88888888&lt;/P&gt;&lt;P&gt;fe0e8220: ffffffff ? 77777777&lt;/P&gt;&lt;P&gt;fe0e8224: ffffffff ? 66666666&lt;/P&gt;&lt;P&gt;fe0e8228: ffffffff ? 55555555&lt;/P&gt;&lt;P&gt;fe0e822c: ffffffff ? 44444444&lt;/P&gt;&lt;P&gt;fe0e8230: ffffffff ? 33333333&lt;/P&gt;&lt;P&gt;fe0e8234: ffffffff ? 22222222&lt;/P&gt;&lt;P&gt;fe0e8238: ffffffff ? 11111111&lt;/P&gt;&lt;P&gt;fe0e823c: 00000000 ? e814394d&lt;/P&gt;&lt;P&gt;fe0e8240: 00000000 ? eb4b3c5e&lt;/P&gt;&lt;P&gt;fe0e8244: 00000000 ? a74d8688&lt;/P&gt;&lt;P&gt;fe0e8248: 00000000 ? 0c92fa19&lt;/P&gt;&lt;P&gt;fe0e824c: 00000000 ? 58173dfa&lt;/P&gt;&lt;P&gt;fe0e8250: 00000000 ? 67a8f87b&lt;/P&gt;&lt;P&gt;fe0e8254: 00000000 ? 89750515&lt;/P&gt;&lt;P&gt;fe0e8258: 00000000 ? 34487261&lt;/P&gt;&lt;P&gt;fe0e825c: 00000000 ? =&amp;gt; &amp;lt;INTERRUPT&amp;gt;&lt;/P&gt;&lt;P&gt;=&amp;gt; mm 0xfe0e8020&lt;/P&gt;&lt;P&gt;fe0e8020: 00000000 ? 00000002&lt;/P&gt;&lt;P&gt;fe0e8024: 00000000 ? =&amp;gt; &amp;lt;INTERRUPT&amp;gt;&lt;/P&gt;&lt;P&gt;=&amp;gt; mm 0xfe0e8020&lt;/P&gt;&lt;P&gt;fe0e8020: 00000000 ? 00000001&lt;/P&gt;&lt;P&gt;fe0e8024: 00000000 ? =&amp;gt; &amp;lt;INTERRUPT&amp;gt;&lt;/P&gt;&lt;P&gt;=&amp;gt; md 0xfe0e821c&lt;/P&gt;&lt;P&gt;fe0e821c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e822c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e823c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e824c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e825c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e826c: 00000000 00000000 00000000 b0c4e314&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e827c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e828c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e829c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e82ac: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e82bc: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e82cc: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e82dc: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e82ec: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e82fc: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;fe0e830c: 00000000 00000000 00000000 00000000&amp;nbsp;&amp;nbsp;&amp;nbsp; ................&lt;/P&gt;&lt;P&gt;=&amp;gt; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Jul 2016 04:50:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520045#M3295</guid>
      <dc:creator>liyan</dc:creator>
      <dc:date>2016-07-01T04:50:17Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520046#M3296</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yiping,&lt;/P&gt;&lt;P&gt;     It seems the value have not be set to fuse array&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;=&amp;gt; mm 0xfe0e821c&lt;/P&gt;&lt;P&gt;fe0e821c: 00000000 ? 88888888&lt;/P&gt;&lt;P&gt;fe0e8220: ffffffff ? 77777777&lt;/P&gt;&lt;P&gt;fe0e8224: ffffffff ? 66666666&lt;/P&gt;&lt;P&gt;fe0e8228: ffffffff ? 55555555&lt;/P&gt;&lt;P&gt;fe0e822c: ffffffff ? 44444444&lt;/P&gt;&lt;P&gt;fe0e8230: ffffffff ? 33333333&lt;/P&gt;&lt;P&gt;fe0e8234: ffffffff ? 22222222&lt;/P&gt;&lt;P&gt;fe0e8238: ffffffff ? 11111111&lt;/P&gt;&lt;P&gt;fe0e823c: 00000000 ? e814394d&lt;/P&gt;&lt;P&gt;fe0e8240: 00000000 ? eb4b3c5e&lt;/P&gt;&lt;P&gt;fe0e8244: 00000000 ? a74d8688&lt;/P&gt;&lt;P&gt;fe0e8248: 00000000 ? 0c92fa19&lt;/P&gt;&lt;P&gt;fe0e824c: 00000000 ? 58173dfa&lt;/P&gt;&lt;P&gt;fe0e8250: 00000000 ? 67a8f87b&lt;/P&gt;&lt;P&gt;fe0e8254: 00000000 ? 89750515&lt;/P&gt;&lt;P&gt;fe0e8258: 00000000 ? 34487261&lt;/P&gt;&lt;P&gt;fe0e825c: 00000000 ? =&amp;gt; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Jul 2016 06:12:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520046#M3296</guid>
      <dc:creator>liyan</dc:creator>
      <dc:date>2016-07-01T06:12:42Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520047#M3297</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please check whether SFP_SFPCR[PPW] makes sense on your target board.&lt;/P&gt;&lt;P&gt;16–31 PPW&lt;/P&gt;&lt;P&gt;Program pulse width. PPW determines the length of the program strobe used by the fusebox. The reset&lt;/P&gt;&lt;P&gt;value is a safe default for programming under typical conditions (at top frequency bin)&lt;/P&gt;&lt;P&gt;The optimal value for PPW is calculated as the SFP module input clock frequency (in MHz) * 12 where the&lt;/P&gt;&lt;P&gt;SFP module input clock is platform clock/4.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Yiping&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Jul 2016 07:48:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520047#M3297</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2016-07-01T07:48:44Z</dc:date>
    </item>
    <item>
      <title>Re: How to start the P4080DS/T2080 secure boot</title>
      <link>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520048#M3298</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Where can find the SFP clock frequency for T2080QDS?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Jul 2016 08:28:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/How-to-start-the-P4080DS-T2080-secure-boot/m-p/520048#M3298</guid>
      <dc:creator>liyan</dc:creator>
      <dc:date>2016-07-01T08:28:15Z</dc:date>
    </item>
  </channel>
</rss>

