<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>P-Series中的主题 Booting P1022 from SPI Boot ROM</title>
    <link>https://community.nxp.com/t5/P-Series/Booting-P1022-from-SPI-Boot-ROM/m-p/503187#M3105</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 12pt;"&gt;Hi, We would like to boot P1022 using SPI EEPROM &lt;SPAN style="color: #222222;"&gt;N25Q256A13ESF40F&lt;/SPAN&gt;. We have set cfg_rom_loc[0:3]=0110. The chip defines the default boot ROM address range to be 8 Mbytes at address 0x0_FF80_0000 to 0x0_FFFF_FFFF.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 12pt;"&gt;In case of booting from parallel NOR flash (local bus GPCM mode) we set the option register (OR) and base register (BR) corresponding to chip select 0 (CS0) properly so as to specify the desired address range.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 12pt;"&gt;Please suggest how to configure the similar settings for booting from SPI.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 26 May 2016 06:45:51 GMT</pubDate>
    <dc:creator>rinkutakkar</dc:creator>
    <dc:date>2016-05-26T06:45:51Z</dc:date>
    <item>
      <title>Booting P1022 from SPI Boot ROM</title>
      <link>https://community.nxp.com/t5/P-Series/Booting-P1022-from-SPI-Boot-ROM/m-p/503187#M3105</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 12pt;"&gt;Hi, We would like to boot P1022 using SPI EEPROM &lt;SPAN style="color: #222222;"&gt;N25Q256A13ESF40F&lt;/SPAN&gt;. We have set cfg_rom_loc[0:3]=0110. The chip defines the default boot ROM address range to be 8 Mbytes at address 0x0_FF80_0000 to 0x0_FFFF_FFFF.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 12pt;"&gt;In case of booting from parallel NOR flash (local bus GPCM mode) we set the option register (OR) and base register (BR) corresponding to chip select 0 (CS0) properly so as to specify the desired address range.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 12pt;"&gt;Please suggest how to configure the similar settings for booting from SPI.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 26 May 2016 06:45:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/Booting-P1022-from-SPI-Boot-ROM/m-p/503187#M3105</guid>
      <dc:creator>rinkutakkar</dc:creator>
      <dc:date>2016-05-26T06:45:51Z</dc:date>
    </item>
    <item>
      <title>Re: Booting P1022 from SPI Boot ROM</title>
      <link>https://community.nxp.com/t5/P-Series/Booting-P1022-from-SPI-Boot-ROM/m-p/503188#M3106</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Have a nice day,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Boot from eSPI is supported by the P1022 using an on-chip ROM which contains the basic eSPI device driver and the code to perform block copy from eSPI EPROM to any target memory. Selecting &lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 12pt;"&gt;cfg_rom_loc[0:3]=0110&lt;/SPAN&gt;, causes the e500 CPU to fetch data from the on-chip ROM. &lt;/P&gt;&lt;P&gt;The EEPROM should contain a specific data structure with control words, device configuration information and &lt;/P&gt;&lt;P&gt;initialization code.&amp;nbsp; The on-chip ROM boot code uses the information from the EEPROM content to configure the device, and to copy the initialization code to a target memory device (for example, the DDR) through the eSPI interface. After all the code has been copied, the e500 core starts to execute the code from the target memory device.&lt;/P&gt;&lt;P&gt;The SPI boot details you can find in section 4.5.2 eSPI Boot ROM of the P1022 reference manual available on the NXP site.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Serge&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 26 May 2016 11:55:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/Booting-P1022-from-SPI-Boot-ROM/m-p/503188#M3106</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2016-05-26T11:55:33Z</dc:date>
    </item>
  </channel>
</rss>

