<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: P2020 Power On Reset Configuration  in P-Series</title>
    <link>https://community.nxp.com/t5/P-Series/P2020-Power-On-Reset-Configuration/m-p/446790#M2601</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt; &lt;/P&gt;&lt;P&gt;Yes the Vil max/Vih min thresholds for the power on reset configuration pins are the same as regular logic levels. For example, if the RGMII interface is set up to operate at 2.5V, a power on reset config pin using an RGMII pin have 2.5V CMOS thresholds.&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 15 Sep 2015 07:01:55 GMT</pubDate>
    <dc:creator>r8070z</dc:creator>
    <dc:date>2015-09-15T07:01:55Z</dc:date>
    <item>
      <title>P2020 Power On Reset Configuration</title>
      <link>https://community.nxp.com/t5/P-Series/P2020-Power-On-Reset-Configuration/m-p/446789#M2600</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Are the Vil max/Vih min thresholds for the power on reset configuration pins the same as regular logic levels? For example, if the RGMII interface is set up to operate at 2.5V, does a power on reset config pin using an RGMII pin have 2.5V CMOS thresholds?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 15 Sep 2015 01:37:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P2020-Power-On-Reset-Configuration/m-p/446789#M2600</guid>
      <dc:creator>mdz</dc:creator>
      <dc:date>2015-09-15T01:37:18Z</dc:date>
    </item>
    <item>
      <title>Re: P2020 Power On Reset Configuration</title>
      <link>https://community.nxp.com/t5/P-Series/P2020-Power-On-Reset-Configuration/m-p/446790#M2601</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt; &lt;/P&gt;&lt;P&gt;Yes the Vil max/Vih min thresholds for the power on reset configuration pins are the same as regular logic levels. For example, if the RGMII interface is set up to operate at 2.5V, a power on reset config pin using an RGMII pin have 2.5V CMOS thresholds.&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 15 Sep 2015 07:01:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P2020-Power-On-Reset-Configuration/m-p/446790#M2601</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2015-09-15T07:01:55Z</dc:date>
    </item>
  </channel>
</rss>

