<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic P3041 DDR3 in P-Series</title>
    <link>https://community.nxp.com/t5/P-Series/P3041-DDR3/m-p/445957#M2597</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;For a project, We need support for DDR3 connectivity (with register functionality) for following cases for P3041 Processor -&lt;/P&gt;&lt;P&gt;Case (1) How would we connect DDR3 Memory chip (without ECC Functionality) to P3041 Processor (using ECC Functionality of Processor) , and&lt;/P&gt;&lt;P&gt;Case (2) How would we connect DDR3 Memory (with ECC Functionality) to P3041 Processor (without using ECC Functionality of Processor).&lt;/P&gt;&lt;P&gt;We would not be using DIMM connectivity in either of the cases . Pls elaborate direct pin to pin connectivity.&lt;/P&gt;&lt;P&gt;We would be using16 bit memories for both cases.&lt;/P&gt;&lt;P&gt;In Case(1), we will use 72 bit (64 + 8 ECC Bits) interface of the P3041 ,thus requiring 5 memory chips (without ECC functionality). Only 8 bits of 5th memory chip shall be used (4x16+8)&lt;/P&gt;&lt;P&gt;In Case (2) we will use 64 bit interface of processor , thus requiring 4 memory chips (with ECC Functionality)&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 27 Apr 2015 06:20:17 GMT</pubDate>
    <dc:creator>hammadnayeem</dc:creator>
    <dc:date>2015-04-27T06:20:17Z</dc:date>
    <item>
      <title>P3041 DDR3</title>
      <link>https://community.nxp.com/t5/P-Series/P3041-DDR3/m-p/445957#M2597</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;For a project, We need support for DDR3 connectivity (with register functionality) for following cases for P3041 Processor -&lt;/P&gt;&lt;P&gt;Case (1) How would we connect DDR3 Memory chip (without ECC Functionality) to P3041 Processor (using ECC Functionality of Processor) , and&lt;/P&gt;&lt;P&gt;Case (2) How would we connect DDR3 Memory (with ECC Functionality) to P3041 Processor (without using ECC Functionality of Processor).&lt;/P&gt;&lt;P&gt;We would not be using DIMM connectivity in either of the cases . Pls elaborate direct pin to pin connectivity.&lt;/P&gt;&lt;P&gt;We would be using16 bit memories for both cases.&lt;/P&gt;&lt;P&gt;In Case(1), we will use 72 bit (64 + 8 ECC Bits) interface of the P3041 ,thus requiring 5 memory chips (without ECC functionality). Only 8 bits of 5th memory chip shall be used (4x16+8)&lt;/P&gt;&lt;P&gt;In Case (2) we will use 64 bit interface of processor , thus requiring 4 memory chips (with ECC Functionality)&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Apr 2015 06:20:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P3041-DDR3/m-p/445957#M2597</guid>
      <dc:creator>hammadnayeem</dc:creator>
      <dc:date>2015-04-27T06:20:17Z</dc:date>
    </item>
    <item>
      <title>Re: P3041 DDR3</title>
      <link>https://community.nxp.com/t5/P-Series/P3041-DDR3/m-p/445958#M2598</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Follow AN3940 and AN4039. To do that, pick DDR3 chips from a reputable manufacturer that comply to the supported memory organizations in the CPUs Reference Manual. U-Boot sources and AN3532 can be helpful for bringup.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Apr 2015 06:30:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P3041-DDR3/m-p/445958#M2598</guid>
      <dc:creator>hwrobel</dc:creator>
      <dc:date>2015-04-27T06:30:22Z</dc:date>
    </item>
    <item>
      <title>Re: P3041 DDR3</title>
      <link>https://community.nxp.com/t5/P-Series/P3041-DDR3/m-p/445959#M2599</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Ok So the 5 chip configuration and 4 chip configuration as in cases(1) and (2) respectively are feasible ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Apr 2015 07:57:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P3041-DDR3/m-p/445959#M2599</guid>
      <dc:creator>hammadnayeem</dc:creator>
      <dc:date>2015-04-27T07:57:51Z</dc:date>
    </item>
  </channel>
</rss>

