<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic P1010 DDR Controller Errata A-004508, Setting bit in mystery register to get Full Industrial Temperature Range in P-Series</title>
    <link>https://community.nxp.com/t5/P-Series/P1010-DDR-Controller-Errata-A-004508-Setting-bit-in-mystery/m-p/429981#M2439</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The P1010 Errata A-004508 states that bit 22 of a register at location 0x0_2f08 offset from the CCSR should be set if the controller is initialized below 0 degrees C and then operated at temperatures above 65 degrees C.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The P1010 Reference Manual has no definition of the register at 0x02f08 off the CCSR.&amp;nbsp; The largest offset for a DDR related register is at 0x02E58 (DDR_ERR_SBE).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When reading the mystery register I usually see 0x00000010, but occasionally I read 0x00000011.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Does anyone have a definition of the bits in this register (CCSR + 0x02f08)?&amp;nbsp; If I perform a read/modify/write to set bit 22 in this register will it cause any issues (even if the LSB is set)?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Note:&amp;nbsp; P1010 Chip Errata, Rev. L, 04/2013&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 11 Aug 2015 13:57:57 GMT</pubDate>
    <dc:creator>melbournebob</dc:creator>
    <dc:date>2015-08-11T13:57:57Z</dc:date>
    <item>
      <title>P1010 DDR Controller Errata A-004508, Setting bit in mystery register to get Full Industrial Temperature Range</title>
      <link>https://community.nxp.com/t5/P-Series/P1010-DDR-Controller-Errata-A-004508-Setting-bit-in-mystery/m-p/429981#M2439</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The P1010 Errata A-004508 states that bit 22 of a register at location 0x0_2f08 offset from the CCSR should be set if the controller is initialized below 0 degrees C and then operated at temperatures above 65 degrees C.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The P1010 Reference Manual has no definition of the register at 0x02f08 off the CCSR.&amp;nbsp; The largest offset for a DDR related register is at 0x02E58 (DDR_ERR_SBE).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When reading the mystery register I usually see 0x00000010, but occasionally I read 0x00000011.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Does anyone have a definition of the bits in this register (CCSR + 0x02f08)?&amp;nbsp; If I perform a read/modify/write to set bit 22 in this register will it cause any issues (even if the LSB is set)?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Note:&amp;nbsp; P1010 Chip Errata, Rev. L, 04/2013&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 11 Aug 2015 13:57:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P1010-DDR-Controller-Errata-A-004508-Setting-bit-in-mystery/m-p/429981#M2439</guid>
      <dc:creator>melbournebob</dc:creator>
      <dc:date>2015-08-11T13:57:57Z</dc:date>
    </item>
    <item>
      <title>Re: P1010 DDR Controller Errata A-004508, Setting bit in mystery register to get Full Industrial Temperature Range</title>
      <link>https://community.nxp.com/t5/P-Series/P1010-DDR-Controller-Errata-A-004508-Setting-bit-in-mystery/m-p/429982#M2440</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The document you referring "P1010 Chip Errata, Rev. L, 04/2013" is not availably publicly, therefore it is not correct to discuss this document contents in public community.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please enter a service request.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.freescale.com/webapp/servicerequest.create_SR.framework" title="https://www.freescale.com/webapp/servicerequest.create_SR.framework"&gt;New Service Request&lt;/A&gt; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 11 Aug 2015 14:53:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P1010-DDR-Controller-Errata-A-004508-Setting-bit-in-mystery/m-p/429982#M2440</guid>
      <dc:creator>alexander_yakov</dc:creator>
      <dc:date>2015-08-11T14:53:18Z</dc:date>
    </item>
    <item>
      <title>Re: P1010 DDR Controller Errata A-004508, Setting bit in mystery register to get Full Industrial Temperature Range</title>
      <link>https://community.nxp.com/t5/P-Series/P1010-DDR-Controller-Errata-A-004508-Setting-bit-in-mystery/m-p/429983#M2441</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Errata workarounds often reference undocumented registers.&amp;nbsp; If a workaround tells you to set or clear certain bits, use a read-modify-write.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 12 Aug 2015 04:20:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P1010-DDR-Controller-Errata-A-004508-Setting-bit-in-mystery/m-p/429983#M2441</guid>
      <dc:creator>scottwood</dc:creator>
      <dc:date>2015-08-12T04:20:19Z</dc:date>
    </item>
  </channel>
</rss>

