<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>P-SeriesのトピックP2020 - SerDes equalization operation</title>
    <link>https://community.nxp.com/t5/P-Series/P2020-SerDes-equalization-operation/m-p/429917#M2437</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;In the P2020 QorIQ Integrated Processor Reference Manual, Rev. 2, 12/2012, paragraphs for registers GUTS_SRDSCR0 and GUTS_SRDSCR1 list SerDes Tx equalization settings. But, I'm having a hard time finding info about how the equalization operates. This is for a PCIe application, with a requirement to compensate for channel loss. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;* Is it pre-emphasis, where the initial amplitude is increased above the final level set in &lt;SPAN style="line-height: 1.5;"&gt;SRDSCR5[SDTXL0..1] and &lt;/SPAN&gt;&lt;SPAN style="line-height: 1.5;"&gt;SRDSCR6[SDTXL2..3]?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;* Or is it de-emphasis, &lt;SPAN style="line-height: 1.5;"&gt;where the final amplitude is decreased below the initial level set in SRDSCR5[SDTXL0..1] and &lt;/SPAN&gt;&lt;SPAN style="line-height: 1.5;"&gt;SRDSCR6[SDTXL2..3]&lt;/SPAN&gt;&lt;SPAN style="line-height: 1.5;"&gt;?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="line-height: 1.5;"&gt;* Or, something else?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="line-height: 1.5;"&gt;* And, for how long does the pre / de-emphasis occur?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="line-height: 1.5;"&gt;The only mention of emphasis or equalization I &lt;/SPAN&gt;could&lt;SPAN style="line-height: 1.5;"&gt; find is in the &lt;/SPAN&gt;P2020 QorIQ Integrated Processor Hardware Specifications, Rev. 2 manual,&lt;SPAN style="line-height: 1.5;"&gt; Para. 2.20.2 Equalization. But that's in &lt;/SPAN&gt;the&lt;SPAN style="line-height: 1.5;"&gt; sRIO section, and is just a general discussion with no specifics relating to QorIQ devices.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="line-height: 1.5;"&gt;Also:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="line-height: 1.5;"&gt;* Is there an option to apply receiver equalization?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="line-height: 1.5;"&gt;* Register &lt;/SPAN&gt;GUTS_SRDSCR4 controls idle detection for lanes 2 &amp;amp; 3. Is there also a register for lanes 0 &amp;amp; 1?&lt;/P&gt;&lt;P&gt;&amp;nbsp; (curiously, there is no mention of GUTS_SRDSCR3 in the manual, which may or may not be for those lanes)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your help.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;P2020 QorIQ Integrated Processor Reference Manual, Rev. 2, 12/2012&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 26 Oct 2015 17:24:33 GMT</pubDate>
    <dc:creator>jeffbateman</dc:creator>
    <dc:date>2015-10-26T17:24:33Z</dc:date>
    <item>
      <title>P2020 - SerDes equalization operation</title>
      <link>https://community.nxp.com/t5/P-Series/P2020-SerDes-equalization-operation/m-p/429917#M2437</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;In the P2020 QorIQ Integrated Processor Reference Manual, Rev. 2, 12/2012, paragraphs for registers GUTS_SRDSCR0 and GUTS_SRDSCR1 list SerDes Tx equalization settings. But, I'm having a hard time finding info about how the equalization operates. This is for a PCIe application, with a requirement to compensate for channel loss. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;* Is it pre-emphasis, where the initial amplitude is increased above the final level set in &lt;SPAN style="line-height: 1.5;"&gt;SRDSCR5[SDTXL0..1] and &lt;/SPAN&gt;&lt;SPAN style="line-height: 1.5;"&gt;SRDSCR6[SDTXL2..3]?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;* Or is it de-emphasis, &lt;SPAN style="line-height: 1.5;"&gt;where the final amplitude is decreased below the initial level set in SRDSCR5[SDTXL0..1] and &lt;/SPAN&gt;&lt;SPAN style="line-height: 1.5;"&gt;SRDSCR6[SDTXL2..3]&lt;/SPAN&gt;&lt;SPAN style="line-height: 1.5;"&gt;?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="line-height: 1.5;"&gt;* Or, something else?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="line-height: 1.5;"&gt;* And, for how long does the pre / de-emphasis occur?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="line-height: 1.5;"&gt;The only mention of emphasis or equalization I &lt;/SPAN&gt;could&lt;SPAN style="line-height: 1.5;"&gt; find is in the &lt;/SPAN&gt;P2020 QorIQ Integrated Processor Hardware Specifications, Rev. 2 manual,&lt;SPAN style="line-height: 1.5;"&gt; Para. 2.20.2 Equalization. But that's in &lt;/SPAN&gt;the&lt;SPAN style="line-height: 1.5;"&gt; sRIO section, and is just a general discussion with no specifics relating to QorIQ devices.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="line-height: 1.5;"&gt;Also:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="line-height: 1.5;"&gt;* Is there an option to apply receiver equalization?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="line-height: 1.5;"&gt;* Register &lt;/SPAN&gt;GUTS_SRDSCR4 controls idle detection for lanes 2 &amp;amp; 3. Is there also a register for lanes 0 &amp;amp; 1?&lt;/P&gt;&lt;P&gt;&amp;nbsp; (curiously, there is no mention of GUTS_SRDSCR3 in the manual, which may or may not be for those lanes)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your help.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;P2020 QorIQ Integrated Processor Reference Manual, Rev. 2, 12/2012&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 26 Oct 2015 17:24:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P2020-SerDes-equalization-operation/m-p/429917#M2437</guid>
      <dc:creator>jeffbateman</dc:creator>
      <dc:date>2015-10-26T17:24:33Z</dc:date>
    </item>
    <item>
      <title>Re: P2020 - SerDes equalization operation</title>
      <link>https://community.nxp.com/t5/P-Series/P2020-SerDes-equalization-operation/m-p/429918#M2438</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;TXEQn defines de-emphasis.&lt;/P&gt;&lt;P&gt;De-emphasis attenuates the voltage level at the transmitter of all consecutive bits of the same signal state except the first. Full amplitude (defived by SDTXLn) is driven at the transmitter for one bit period of the transition bit.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Pavel&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 27 Oct 2015 07:24:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P2020-SerDes-equalization-operation/m-p/429918#M2438</guid>
      <dc:creator>LPP</dc:creator>
      <dc:date>2015-10-27T07:24:05Z</dc:date>
    </item>
  </channel>
</rss>

