<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: P1020 float to unsigned int in P-Series</title>
    <link>https://community.nxp.com/t5/P-Series/P1020-float-to-unsigned-int/m-p/394461#M2180</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes you are right. The P1020 has e500v2. But I still think that there is some software effect. &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 11 Aug 2015 11:37:54 GMT</pubDate>
    <dc:creator>r8070z</dc:creator>
    <dc:date>2015-08-11T11:37:54Z</dc:date>
    <item>
      <title>P1020 float to unsigned int</title>
      <link>https://community.nxp.com/t5/P-Series/P1020-float-to-unsigned-int/m-p/394458#M2177</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I met a problem when I use P1020 board. I write the following program:&lt;/P&gt;&lt;P&gt;unsigned int ui1 = 0;&lt;/P&gt;&lt;P&gt;float f1 = -1.0;&lt;/P&gt;&lt;P&gt;ui1 = f1;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When I ran it on bareboard(without no OS),ui1 = 0.But when I ran it on Linux with the same controller, ui1 = 0xffffffff. Then I checked&amp;nbsp; the &lt;SPAN style="color: #2b2b2b; font-family: arial, sans-serif; background-color: #fafafa;"&gt;assembly and foung both used the instruction "EFSCTUIZ". So I want to know if any other conditions will affect the result of this instrucion.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #2b2b2b; font-family: arial, sans-serif; background-color: #fafafa;"&gt;Btw, I tried the negtive double to unsigned int convertion, the result is 0 no matter what the value of double data,the instruction used is "EFDCTUIZ".&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 30 Jul 2015 02:48:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P1020-float-to-unsigned-int/m-p/394458#M2177</guid>
      <dc:creator>quanliwang</dc:creator>
      <dc:date>2015-07-30T02:48:10Z</dc:date>
    </item>
    <item>
      <title>Re: P1020 float to unsigned int</title>
      <link>https://community.nxp.com/t5/P-Series/P1020-float-to-unsigned-int/m-p/394459#M2178</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #2b2b2b; font-family: arial, sans-serif; background-color: #fafafa;"&gt;P1020 core does not support EFDCTUIZ.&amp;nbsp; The P1020 reference manual says: &lt;BR /&gt;&lt;/SPAN&gt;The SPE (which includes the embedded vector and scalar floating-point instructions) will not be&lt;/P&gt;&lt;P&gt;implemented in the next generation of QorIQ devices. Freescale Semiconductor strongly recommends that&lt;/P&gt;&lt;P&gt;use of these instructions be confined to libraries and device drivers.&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #2b2b2b; font-family: arial, sans-serif; background-color: #fafafa;"&gt;Hence such library or device driver will affect the result of this instrucion on the P1020 board.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt; &lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 05 Aug 2015 11:27:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P1020-float-to-unsigned-int/m-p/394459#M2178</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2015-08-05T11:27:17Z</dc:date>
    </item>
    <item>
      <title>Re: P1020 float to unsigned int</title>
      <link>https://community.nxp.com/t5/P-Series/P1020-float-to-unsigned-int/m-p/394460#M2179</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;This is not true.&amp;nbsp; The P1020 chip contains the e500v2 core, which does support SPE (including the efdctuiz instruction).&amp;nbsp; The statement you're quoting just warns users that subsequent cores (starting with e500mc) do not implement SPE, so users are discouraged from using SPE instructions directly in their application code.&amp;nbsp; There is nothing wrong with writing normal floating point code, and letting the compiler generate SPE instructions.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As for why you get different results under Linux versus standalone, my guess is that Linux is doing something in an SPE exception handler to alter the result .&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 06 Aug 2015 02:04:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P1020-float-to-unsigned-int/m-p/394460#M2179</guid>
      <dc:creator>scottwood</dc:creator>
      <dc:date>2015-08-06T02:04:34Z</dc:date>
    </item>
    <item>
      <title>Re: P1020 float to unsigned int</title>
      <link>https://community.nxp.com/t5/P-Series/P1020-float-to-unsigned-int/m-p/394461#M2180</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes you are right. The P1020 has e500v2. But I still think that there is some software effect. &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 11 Aug 2015 11:37:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P1020-float-to-unsigned-int/m-p/394461#M2180</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2015-08-11T11:37:54Z</dc:date>
    </item>
  </channel>
</rss>

