<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic P1010RDB. DDR ECC enable procedure in P-Series</title>
    <link>https://community.nxp.com/t5/P-Series/P1010RDB-DDR-ECC-enable-procedure/m-p/384883#M2051</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello. I'm working with P1010RDB. Looking the boot I've seen DDR ECC is OFF.&lt;/P&gt;&lt;P&gt;I've done some performance tests with this feature OFF&lt;/P&gt;&lt;P&gt;I would like to enable it to evaluate how this impact on performance. &lt;/P&gt;&lt;P&gt;i haven't code warrior. Should you please indicate me:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;A proper DDR ECC enable procedure. &lt;/LI&gt;&lt;LI&gt;If you have some benchmark data that shows on P1010RDB how the DDR ECC impact on performance.&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;Alessandro&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 02 Dec 2014 08:17:04 GMT</pubDate>
    <dc:creator>alessandronasor</dc:creator>
    <dc:date>2014-12-02T08:17:04Z</dc:date>
    <item>
      <title>P1010RDB. DDR ECC enable procedure</title>
      <link>https://community.nxp.com/t5/P-Series/P1010RDB-DDR-ECC-enable-procedure/m-p/384883#M2051</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello. I'm working with P1010RDB. Looking the boot I've seen DDR ECC is OFF.&lt;/P&gt;&lt;P&gt;I've done some performance tests with this feature OFF&lt;/P&gt;&lt;P&gt;I would like to enable it to evaluate how this impact on performance. &lt;/P&gt;&lt;P&gt;i haven't code warrior. Should you please indicate me:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;A proper DDR ECC enable procedure. &lt;/LI&gt;&lt;LI&gt;If you have some benchmark data that shows on P1010RDB how the DDR ECC impact on performance.&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;Alessandro&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 02 Dec 2014 08:17:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/P1010RDB-DDR-ECC-enable-procedure/m-p/384883#M2051</guid>
      <dc:creator>alessandronasor</dc:creator>
      <dc:date>2014-12-02T08:17:04Z</dc:date>
    </item>
  </channel>
</rss>

