<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: PCIe EDAC errors on P4080 ? in P-Series</title>
    <link>https://community.nxp.com/t5/P-Series/PCIe-EDAC-errors-on-P4080/m-p/324073#M1379</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;OK Thanks for answering, but it looks from your reply as if on 1.6 the error is only printed once as a test, but I see it over and over?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is the 1.6 code different in this area or is just the documentation different?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Should I move to 1.6 more quickly than I had intended to? or should I ignore these errors ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks again&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Steve&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 24 Jul 2014 09:39:51 GMT</pubDate>
    <dc:creator>stevereynolds</dc:creator>
    <dc:date>2014-07-24T09:39:51Z</dc:date>
    <item>
      <title>PCIe EDAC errors on P4080 ?</title>
      <link>https://community.nxp.com/t5/P-Series/PCIe-EDAC-errors-on-P4080/m-p/324071#M1377</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;On our P4080 board using SDK 1.5 I see these errors at boot but then everything seems to work OK. There are reports of this on various forums but I cannot see a fix&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Does anyone else see these ? See the line which says PCIE Error(s) detected&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Steve&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Found FSL PCI host bridge at 0x0000000ffe200000. Firmware bus number: 0-&amp;gt;11&lt;/P&gt;&lt;P&gt;PCI host bridge /pcie@ffe200000 (primary) ranges:&lt;/P&gt;&lt;P&gt; MEM 0x0000000800000000..0x000000083fffffff -&amp;gt; 0x0000000080000000 &lt;/P&gt;&lt;P&gt;&amp;nbsp; IO 0x0000000ffca00000..0x0000000ffcafffff -&amp;gt; 0x0000000000000000&lt;/P&gt;&lt;P&gt;/pcie@ffe200000: PCICSRBAR @ 0xff000000&lt;/P&gt;&lt;P&gt;/pcie@ffe200000: Setup 64-bit PCI DMA window&lt;/P&gt;&lt;P&gt;/pcie@ffe200000: WARNING: Outbound window cfg leaves gaps in memory map. Adjusting the memory map could reduce unnecessary bounce buffering.&lt;/P&gt;&lt;P&gt;/pcie@ffe200000: DMA window size is 0x80000000&lt;/P&gt;&lt;P&gt;EDAC PCI0: Giving out device to module 'MPC85xx_edac' controller 'mpc85xx_pci_err': DEV 'ffe200000.pcie' (INTERRUPT)&lt;/P&gt;&lt;P&gt;MPC85xx_edac acquired irq 482 for PCI Err&lt;/P&gt;&lt;P&gt;MPC85xx_edac PCI err registered&lt;/P&gt;&lt;P&gt;Found FSL PCI host bridge at 0x0000000ffe201000. Firmware bus number: 0-&amp;gt;2&lt;/P&gt;&lt;P&gt;PCI host bridge /pcie@ffe201000&amp;nbsp; ranges:&lt;/P&gt;&lt;P&gt; MEM 0x0000000c00000000..0x0000000c1fffffff -&amp;gt; 0x00000000c0000000 &lt;/P&gt;&lt;P&gt;&amp;nbsp; IO 0x0000000ffcb00000..0x0000000ffcbfffff -&amp;gt; 0x0000000000000000&lt;/P&gt;&lt;P&gt;/pcie@ffe201000: PCICSRBAR @ 0xff000000&lt;/P&gt;&lt;P&gt;/pcie@ffe201000: Setup 64-bit PCI DMA window&lt;/P&gt;&lt;P&gt;/pcie@ffe201000: WARNING: Outbound window cfg leaves gaps in memory map. Adjusting the memory map could reduce unnecessary bounce buffering.&lt;/P&gt;&lt;P&gt;/pcie@ffe201000: DMA window size is 0xc0000000&lt;/P&gt;&lt;P&gt;EDAC PCI1: Giving out device to module 'MPC85xx_edac' controller 'mpc85xx_pci_err': DEV 'ffe201000.pcie' (INTERRUPT)&lt;/P&gt;&lt;P&gt;MPC85xx_edac acquired irq 481 for PCI Err&lt;/P&gt;&lt;P&gt;MPC85xx_edac PCI err registered&lt;/P&gt;&lt;P&gt;software IO TLB [mem 0x0311b000-0x0711b000] (64MB) mapped at [c311b000-c711afff]&lt;/P&gt;&lt;P&gt;PCI: Probing PCI hardware&lt;/P&gt;&lt;P&gt;fsl-pci ffe200000.pcie: PCI host bridge to bus 0000:00&lt;/P&gt;&lt;P&gt;pci_bus 0000:00: root bus resource [io&amp;nbsp; 0x0000-0xfffff]&lt;/P&gt;&lt;P&gt;pci_bus 0000:00: root bus resource [mem 0x800000000-0x83fffffff] (bus address [0x80000000-0xbfffffff])&lt;/P&gt;&lt;P&gt;pci_bus 0000:00: root bus resource [bus 00-ff]&lt;/P&gt;&lt;P&gt;PCIE error(s) detected&lt;/P&gt;&lt;P&gt;PCIE ERR_DR register: 0x00020000&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_STAT register: 0x80000001&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R0 register: 0x00000800&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R1 register: 0x00000000&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R2 register: 0x00000000&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R3 register: 0x00000000&lt;/P&gt;&lt;P&gt;PCIE error(s) detected&lt;/P&gt;&lt;P&gt;PCIE ERR_DR register: 0x00020000&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_STAT register: 0x80000001&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R0 register: 0x00000800&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R1 register: 0x00000000&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R2 register: 0x00000000&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R3 register: 0x00000000&lt;/P&gt;&lt;P&gt;PCIE error(s) detected&lt;/P&gt;&lt;P&gt;PCIE ERR_DR register: 0x00020000&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_STAT register: 0x80000001&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R0 register: 0x00000800&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R1 register: 0x00000000&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R2 register: 0x00000000&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R3 register: 0x00000000&lt;/P&gt;&lt;P&gt;PCIE error(s) detected&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 23 Jul 2014 11:25:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/PCIe-EDAC-errors-on-P4080/m-p/324071#M1377</guid>
      <dc:creator>stevereynolds</dc:creator>
      <dc:date>2014-07-23T11:25:44Z</dc:date>
    </item>
    <item>
      <title>Re: PCIe EDAC errors on P4080 ?</title>
      <link>https://community.nxp.com/t5/P-Series/PCIe-EDAC-errors-on-P4080/m-p/324072#M1378</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Steve,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This is hint information not error message, actually this has already been addressed in the SDK 1.6 document.&lt;/P&gt;&lt;P&gt;If EDAC Kernel module is loaded, there is Kernel boot message as the following.&lt;/P&gt;&lt;P&gt;........&lt;/P&gt;&lt;P&gt;EDAC MC: Ver: 2.1.0&lt;/P&gt;&lt;P&gt;Freescale(R) MPC85xx EDAC driver, (C) 2006 Montavista Software&lt;/P&gt;&lt;P&gt;EDAC MC0: Giving out device to 'MPC85xx_edac' 'mpc85xx_mc_err': DEV mpc85xx_mc_err&lt;/P&gt;&lt;P&gt;MPC85xx_edac acquired irq 16 for MC&lt;/P&gt;&lt;P&gt;MPC85xx_edac MC err registered&lt;/P&gt;&lt;P&gt;EDAC MC1: Giving out device to 'MPC85xx_edac' 'mpc85xx_mc_err': DEV mpc85xx_mc_err&lt;/P&gt;&lt;P&gt;MPC85xx_edac acquired irq 16 for MC&lt;/P&gt;&lt;P&gt;MPC85xx_edac MC err registered&lt;/P&gt;&lt;P&gt;EDAC PCI0: Giving out device to module 'MPC85xx_edac' controller 'mpc85xx_pci_err': DEV&lt;/P&gt;&lt;P&gt;'ffe200000.pcie' (INTERRUPT)&lt;/P&gt;&lt;P&gt;MPC85xx_edac acquired irq 16 for PCI Err&lt;/P&gt;&lt;P&gt;MPC85xx_edac PCI err registered&lt;/P&gt;&lt;P&gt;EDAC PCI1: Giving out device to module 'MPC85xx_edac' controller 'mpc85xx_pci_err': DEV&lt;/P&gt;&lt;P&gt;'ffe201000.pcie' (INTERRUPT)&lt;/P&gt;&lt;P&gt;MPC85xx_edac acquired irq 16 for PCI Err&lt;/P&gt;&lt;P&gt;MPC85xx_edac PCI err registered&lt;/P&gt;&lt;P&gt;EDAC PCI2: Giving out device to module 'MPC85xx_edac' controller 'mpc85xx_pci_err': DEV&lt;/P&gt;&lt;P&gt;'ffe202000.pcie' (INTERRUPT)&lt;/P&gt;&lt;P&gt;MPC85xx_edac acquired irq 16 for PCI Err&lt;/P&gt;&lt;P&gt;MPC85xx_edac PCI err registered&lt;/P&gt;&lt;P&gt;Testing edac driver is start.&lt;/P&gt;&lt;P&gt;PCIE error(s) detected&lt;/P&gt;&lt;P&gt;PCIE ERR_DR register: 0x00020000&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_STAT register: 0x80000001&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R0 register: 0x00000800&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R1 register: 0x00000000&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R2 register: 0x00000000&lt;/P&gt;&lt;P&gt;Chapter 8 Linux Kernel Drivers&lt;/P&gt;&lt;P&gt;Freescale Linux SDK v1.6,&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R3 register: 0x00000000&lt;/P&gt;&lt;P&gt;........&lt;/P&gt;&lt;P&gt;........&lt;/P&gt;&lt;P&gt;........&lt;/P&gt;&lt;P&gt;p4080 login: root&lt;/P&gt;&lt;P&gt;Password:&lt;/P&gt;&lt;P&gt;[root@p4080 root]#&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yiping&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Jul 2014 07:58:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/PCIe-EDAC-errors-on-P4080/m-p/324072#M1378</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2014-07-24T07:58:22Z</dc:date>
    </item>
    <item>
      <title>Re: PCIe EDAC errors on P4080 ?</title>
      <link>https://community.nxp.com/t5/P-Series/PCIe-EDAC-errors-on-P4080/m-p/324073#M1379</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;OK Thanks for answering, but it looks from your reply as if on 1.6 the error is only printed once as a test, but I see it over and over?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is the 1.6 code different in this area or is just the documentation different?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Should I move to 1.6 more quickly than I had intended to? or should I ignore these errors ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks again&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Steve&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Jul 2014 09:39:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/PCIe-EDAC-errors-on-P4080/m-p/324073#M1379</guid>
      <dc:creator>stevereynolds</dc:creator>
      <dc:date>2014-07-24T09:39:51Z</dc:date>
    </item>
    <item>
      <title>Re: PCIe EDAC errors on P4080 ?</title>
      <link>https://community.nxp.com/t5/P-Series/PCIe-EDAC-errors-on-P4080/m-p/324074#M1380</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Steve,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I think you could ignore these messages, it will appear in Kernel boot log, if EDAC is enabled.&lt;/P&gt;&lt;P&gt;CONFIG_EDAC_MM_EDAC&lt;/P&gt;&lt;P&gt;CONFIG_EDAC_MPC85XX&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;These options are enabled in the default Kernel config file, please refer to the following log which I captured with SDK 1.6 pre-built images.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Found FSL PCI host bridge at 0x0000000ffe200000. Firmware bus number: 0-&amp;gt;0&lt;/P&gt;&lt;P&gt;PCI host bridge /pcie@ffe200000&amp;nbsp; ranges:&lt;/P&gt;&lt;P&gt;MEM 0x0000000c00000000..0x0000000c1fffffff -&amp;gt; 0x00000000e0000000&lt;/P&gt;&lt;P&gt;&amp;nbsp; IO 0x0000000ff8000000..0x0000000ff800ffff -&amp;gt; 0x0000000000000000&lt;/P&gt;&lt;P&gt;/pcie@ffe200000: PCICSRBAR @ 0xdf000000&lt;/P&gt;&lt;P&gt;EDAC PCI0: Giving out device to module 'MPC85xx_edac' controller 'mpc85xx_pci_err': DEV 'ffe200000.pcie' (INTERRUPT)&lt;/P&gt;&lt;P&gt;MPC85xx_edac acquired irq 482 for PCI Err&lt;/P&gt;&lt;P&gt;MPC85xx_edac PCI err registered&lt;/P&gt;&lt;P&gt;Found FSL PCI host bridge at 0x0000000ffe202000. Firmware bus number: 0-&amp;gt;1&lt;/P&gt;&lt;P&gt;PCI host bridge /pcie@ffe202000&amp;nbsp; ranges:&lt;/P&gt;&lt;P&gt;MEM 0x0000000c40000000..0x0000000c5fffffff -&amp;gt; 0x00000000e0000000&lt;/P&gt;&lt;P&gt;&amp;nbsp; IO 0x0000000ff8020000..0x0000000ff802ffff -&amp;gt; 0x0000000000000000&lt;/P&gt;&lt;P&gt;/pcie@ffe202000: PCICSRBAR @ 0xdf000000&lt;/P&gt;&lt;P&gt;EDAC PCI1: Giving out device to module 'MPC85xx_edac' controller 'mpc85xx_pci_err': DEV 'ffe202000.pcie' (INTERRUPT)&lt;/P&gt;&lt;P&gt;MPC85xx_edac acquired irq 480 for PCI Err&lt;/P&gt;&lt;P&gt;MPC85xx_edac PCI err registered&lt;/P&gt;&lt;P&gt;PCI: Probing PCI hardware&lt;/P&gt;&lt;P&gt;fsl-pci ffe200000.pcie: PCI host bridge to bus 0000:00&lt;/P&gt;&lt;P&gt;pci_bus 0000:00: root bus resource [io&amp;nbsp; 0xf1040000-0xf104ffff] (bus address [0x0000-0xffff])&lt;/P&gt;&lt;P&gt;pci_bus 0000:00: root bus resource [mem 0xc00000000-0xc1fffffff] (bus address [0xe0000000-0xffffffff])&lt;/P&gt;&lt;P&gt;pci_bus 0000:00: root bus resource [bus 00-ff]&lt;/P&gt;&lt;P&gt;pci 0000:00:00.0: ignoring class 0x0b2000 (doesn't match header type 01)&lt;/P&gt;&lt;P&gt;pci 0000:00:00.0: bridge configuration invalid ([bus 00-00]), reconfiguring&lt;/P&gt;&lt;P&gt;pci 0000:00:00.0: PCI bridge to [bus 01-ff]&lt;/P&gt;&lt;P&gt;fsl-pci ffe202000.pcie: PCI host bridge to bus 0001:02&lt;/P&gt;&lt;P&gt;pci_bus 0001:02: root bus resource [io&amp;nbsp; 0xf1060000-0xf106ffff] (bus address [0x0000-0xffff])&lt;/P&gt;&lt;P&gt;pci_bus 0001:02: root bus resource [mem 0xc40000000-0xc5fffffff] (bus address [0xe0000000-0xffffffff])&lt;/P&gt;&lt;P&gt;pci_bus 0001:02: root bus resource [bus 02-ff]&lt;/P&gt;&lt;P&gt;pci 0001:02:00.0: ignoring class 0x0b2000 (doesn't match header type 01)&lt;/P&gt;&lt;P&gt;pci 0001:02:00.0: Primary bus is hard wired to 0&lt;/P&gt;&lt;P&gt;pci 0001:02:00.0: bridge configuration invalid ([bus 01-01]), reconfiguring&lt;/P&gt;&lt;P&gt;pci 0001:02:00.0: PCI bridge to [bus 03-ff]&lt;/P&gt;&lt;P&gt;pci 0000:00:00.0: PCI bridge to [bus 01]&lt;/P&gt;&lt;P&gt;pci 0000:00:00.0:&amp;nbsp; bridge window [io&amp;nbsp; 0xf1040000-0xf104ffff]&lt;/P&gt;&lt;P&gt;pci 0000:00:00.0:&amp;nbsp; bridge window [mem 0xc00000000-0xc1fffffff]&lt;/P&gt;&lt;P&gt;pci 0001:02:00.0: BAR 9: can't assign mem pref (size 0x100000)&lt;/P&gt;&lt;P&gt;pci 0001:03:00.0: BAR 6: assigned [mem 0xc40080000-0xc400fffff pref]&lt;/P&gt;&lt;P&gt;pci 0001:02:00.0: PCI bridge to [bus 03]&lt;/P&gt;&lt;P&gt;pci 0001:02:00.0:&amp;nbsp; bridge window [io&amp;nbsp; 0xf1060000-0xf106ffff]&lt;/P&gt;&lt;P&gt;pci 0001:02:00.0:&amp;nbsp; bridge window [mem 0xc40000000-0xc5fffffff]&lt;/P&gt;&lt;P&gt;pci_bus 0001:02: Some PCI device resources are unassigned, try booting with pci=realloc&lt;/P&gt;&lt;P&gt;bio: create slab &amp;lt;bio-0&amp;gt; at 0&lt;/P&gt;&lt;P&gt;vgaarb: loaded&lt;/P&gt;&lt;P&gt;SCSI subsystem initialized&lt;/P&gt;&lt;P&gt;usbcore: registered new interface driver usbfs&lt;/P&gt;&lt;P&gt;usbcore: registered new interface driver hub&lt;/P&gt;&lt;P&gt;usbcore: registered new device driver usb&lt;/P&gt;&lt;P&gt;pps_core: LinuxPPS API ver. 1 registered&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti &amp;lt;&lt;/SPAN&gt;&lt;A class="jive-link-email-small" href="mailto:giometti@linux.it"&gt;giometti@linux.it&lt;/A&gt;&lt;SPAN&gt;&amp;gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;PTP clock support registered&lt;/P&gt;&lt;P&gt;EDAC MC: Ver: 3.0.0&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yiping&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Jul 2014 11:01:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/PCIe-EDAC-errors-on-P4080/m-p/324074#M1380</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2014-07-24T11:01:18Z</dc:date>
    </item>
    <item>
      <title>Re: PCIe EDAC errors on P4080 ?</title>
      <link>https://community.nxp.com/t5/P-Series/PCIe-EDAC-errors-on-P4080/m-p/324075#M1381</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;This looks like PCI is scanning the bus. &lt;/P&gt;&lt;P&gt;As PCIE ERR_DR register: 0x00020000 it's Invalid CONFIG_ADDR/PEX_CONFIG_DATA access&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_STAT register: 0x80000001 also shows Transaction originated from PEX_CONFIG_ADDR/PEX_CONFIG_DATA&lt;/P&gt;&lt;P&gt;PCIE ERR_CAP_R0 register: 0x00000800 it's PCI Express type 2, format 0&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 25 Jul 2014 09:20:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/PCIe-EDAC-errors-on-P4080/m-p/324075#M1381</guid>
      <dc:creator>lunminliang</dc:creator>
      <dc:date>2014-07-25T09:20:55Z</dc:date>
    </item>
  </channel>
</rss>

