<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: some questions about PCIe in P-Series</title>
    <link>https://community.nxp.com/t5/P-Series/some-questions-about-PCIe/m-p/294321#M1002</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;That means the PCI block will aggregate data to certain length before it sends out? &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;(I am referring specifically to QorIQ implementation of this PCI block).&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 24 Apr 2014 10:21:08 GMT</pubDate>
    <dc:creator>t_alex</dc:creator>
    <dc:date>2014-04-24T10:21:08Z</dc:date>
    <item>
      <title>some questions about PCIe</title>
      <link>https://community.nxp.com/t5/P-Series/some-questions-about-PCIe/m-p/294319#M1000</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have gone through the Reference Manual of P3041 PCIe&amp;nbsp; but I am not clear of the following. &lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;Could someone help: &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;- Posted request and non-posted request: For outbound transfers, such as memory write to an external device, which one would the PCIe controller use?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;- Outbound transaction size:&amp;nbsp; For example, from the software application, it performs some write into specific area predefined for PCIe outbound transfer (memory write). &lt;/P&gt;&lt;P&gt;How would the PCIe controller know how much data to transfer out each time?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 11 Apr 2014 09:15:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/some-questions-about-PCIe/m-p/294319#M1000</guid>
      <dc:creator>t_alex</dc:creator>
      <dc:date>2014-04-11T09:15:32Z</dc:date>
    </item>
    <item>
      <title>Re: some questions about PCIe</title>
      <link>https://community.nxp.com/t5/P-Series/some-questions-about-PCIe/m-p/294320#M1001</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;According to &lt;SPAN&gt;PCI EXPRESS BASE SPECIFICATION&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Post Requests:Messages and Memory Writes.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Non-Posted Requests : All Reads, I/O, and Configuration Writes.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;The outbound transaction uses post write,the initiator writes the data to the PCI block and consider that the operation completes, later PCIe controller will send the data to the bus. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;A transaction may be broken up into smaller sized transactions depending on the original&lt;/P&gt;&lt;P&gt;request size, transaction type, and the PCI Express device control register&lt;/P&gt;&lt;P&gt;[MAX_PAYLOAD_SIZE] field for write requests.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 23 Apr 2014 06:45:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/some-questions-about-PCIe/m-p/294320#M1001</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2014-04-23T06:45:37Z</dc:date>
    </item>
    <item>
      <title>Re: some questions about PCIe</title>
      <link>https://community.nxp.com/t5/P-Series/some-questions-about-PCIe/m-p/294321#M1002</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;That means the PCI block will aggregate data to certain length before it sends out? &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;(I am referring specifically to QorIQ implementation of this PCI block).&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Apr 2014 10:21:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/some-questions-about-PCIe/m-p/294321#M1002</guid>
      <dc:creator>t_alex</dc:creator>
      <dc:date>2014-04-24T10:21:08Z</dc:date>
    </item>
    <item>
      <title>Re: some questions about PCIe</title>
      <link>https://community.nxp.com/t5/P-Series/some-questions-about-PCIe/m-p/294322#M1003</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Outbound transactions use Outbound Windows, in PCIe programming, Outbound windows are located in some unused memory space and reflect windows to the destination device memory, The Outbound Window is like a piece of buffer. If you want to transfer a mount of data, it is needed to transfer data to the Outbound Window first (DMA could be used), then PCIe controller will send data to the PCIe device.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yiping Wang&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 25 Apr 2014 09:48:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/P-Series/some-questions-about-PCIe/m-p/294322#M1003</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2014-04-25T09:48:01Z</dc:date>
    </item>
  </channel>
</rss>

