<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other NXP ProductsのトピックPCF8523TS  Separate INT1 and INT2 on Timer B</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/PCF8523TS-Separate-INT1-and-INT2-on-Timer-B/m-p/722178#M9327</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Working with the&amp;nbsp;PCF8523TS, and trying to find a way to have Timer B timer interrupt only trigger the INT2.&amp;nbsp; As is now,&amp;nbsp; timer A, triggers INT1 only.&amp;nbsp; Timer B seems to trigger both INT1 and INT2.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there even a possibility to have Timer B only trigger INT2.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Any help is appreciated.&lt;/P&gt;&lt;P&gt;PCF8523TS,#PCF8523,&amp;nbsp;&lt;A href="https://community.nxp.com/t5/tag/int2/tg-p"&gt;#int2&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 10 Apr 2018 20:53:27 GMT</pubDate>
    <dc:creator>zangligorov</dc:creator>
    <dc:date>2018-04-10T20:53:27Z</dc:date>
    <item>
      <title>PCF8523TS  Separate INT1 and INT2 on Timer B</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/PCF8523TS-Separate-INT1-and-INT2-on-Timer-B/m-p/722178#M9327</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Working with the&amp;nbsp;PCF8523TS, and trying to find a way to have Timer B timer interrupt only trigger the INT2.&amp;nbsp; As is now,&amp;nbsp; timer A, triggers INT1 only.&amp;nbsp; Timer B seems to trigger both INT1 and INT2.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there even a possibility to have Timer B only trigger INT2.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Any help is appreciated.&lt;/P&gt;&lt;P&gt;PCF8523TS,#PCF8523,&amp;nbsp;&lt;A href="https://community.nxp.com/t5/tag/int2/tg-p"&gt;#int2&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 10 Apr 2018 20:53:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/PCF8523TS-Separate-INT1-and-INT2-on-Timer-B/m-p/722178#M9327</guid>
      <dc:creator>zangligorov</dc:creator>
      <dc:date>2018-04-10T20:53:27Z</dc:date>
    </item>
    <item>
      <title>Re: PCF8523TS  Separate INT1 and INT2 on Timer B</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/PCF8523TS-Separate-INT1-and-INT2-on-Timer-B/m-p/722179#M9328</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;This may also explain why there is very little usage of timer B, as discussed here:&amp;nbsp;&lt;A href="https://community.nxp.com/thread/527272"&gt;PCF8523, have source code?&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The combined behaviour&amp;nbsp;could have&amp;nbsp;been achieved external to the chip, but with it being internal it reduces the functionality.&lt;/P&gt;&lt;P&gt;Having them separate would have also solved:&amp;nbsp;&lt;A href="https://community.nxp.com/message/979127"&gt;https://community.nxp.com/message/979127&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 11 Aug 2020 15:12:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/PCF8523TS-Separate-INT1-and-INT2-on-Timer-B/m-p/722179#M9328</guid>
      <dc:creator>mattchave</dc:creator>
      <dc:date>2020-08-11T15:12:43Z</dc:date>
    </item>
  </channel>
</rss>

